Text preview for : Panel_CHIMEI_INNOLUX_V420H2-L05_1_[DS].pdf part of . Various Panel CHIMEI INNOLUX V420H2-L05 1 [DS] . Various LCD Panels Panel_CHIMEI_INNOLUX_V420H2-L05_1_[DS].pdf
Back to : Panel_CHIMEI_INNOLUX_V420 | Home
Global LCD Panel Exchange Center www.panelook.com
PRODUCT SPECIFICATION
Tentative Specification
Preliminary Specification
Approval Specification
MODEL NO.: V420H2
SUFFIX: L05
Customer: LG
APPROVED BY SIGNATURE
Name / Title
Note
Please return 1 copy for your confirmation with your
signature and comments.
Approved By Checked By Prepared By
Chao-Chun Chung Ken Wu Carlos Lee
Version 0.0 1 Date 06 Sep. 2010
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
PRODUCT SPECIFICATION
CONTENTS
1. GENERAL DESCRIPTION .....................................................................................................................................5
1.1 OVERVIEW .................................................................................................................................................. 5
1.2 FEATURES .................................................................................................................................................. 5
1.3 APPLICATION.............................................................................................................................................. 5
1.4 GENERAL SPECIFICATI0NS....................................................................................................................... 5
1.5 MECHANICAL SPECIFICATIONS................................................................................................................ 5
2. ABSOLUTE MAXIMUM RATINGS..........................................................................................................................6
2.1 ABSOLUTE RATINGS OF ENVIRONMENT ................................................................................................. 6
2.2 PACKAGE STORAGE.................................................................................................................................. 7
2.3 ELECTRICAL ABSOLUTE RATINGS........................................................................................................... 7
3. ELECTRICAL CHARACTERISTICS .......................................................................................................................8
3.1 TFT LCD MODULE ...................................................................................................................................... 8
3.2 BACKLIGHT UNIT ..................................................................................................................................... 11
4. BLOCK DIAGRAM OF INTERFACE.....................................................................................................................15
4.1 TFT LCD MODULE .................................................................................................................................... 15
5. INTERFACE PIN CONNECTION ..........................................................................................................................16
5.1 TFT LCD MODULE .................................................................................................................................... 16
5.2 BACKLIGHT UNIT ..................................................................................................................................... 19
5.3 INVERTER UNIT ........................................................................................................................................ 20
5.4 BLOCK DIAGRAM OF INTERFACE........................................................................................................... 21
5.5 LVDS INTERFACE ..................................................................................................................................... 22
6. INTERFACE TIMING ............................................................................................................................................25
6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25