Text preview for : Panel_LG_Display_LM230WF5-TRA1_0_[DS].pdf part of . Various Panel LG Display LM230WF5-TRA1 0 [DS] . Various LCD Panels Panel_LG_Display_LM230WF5-TRA1_0_[DS].pdf



Back to : Panel_LG_Display_LM230WF5 | Home

Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification




SPECIFICATION
FOR
APPROVAL


( ) Preliminary Specification
( ) Final Specification


Title 23.0" FHD TFT LCD

BUYER General SUPPLIER L&T Display Technology (Fujian) Limited.

MODEL LM230WF5

SUFFIX TRA1




SIGNATURE DATE APPROVED BY DATE
J.D. Park / Director

/
REVIEWED BY

K.H. HWANG / Manager [EE]

/
H.J. CHO / Manager [ME]



Kent.Zhuang / Manager [PM]
/



Please return 1 copy for your confirmation R&D LCM Dept.
With your signature and comments. L&T Display Technology (Fujian) Limited.




Ver. 0.5 Oct., 25, 2010 1 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification


Contents


No ITEM Page

COVER 1

CONTENTS 2

RECORD OF REVISIONS 3

1 GENERAL DESCRIPTION 4

2 ABSOLUTE MAXIMUM RATINGS 5

3 ELECTRICAL SPECIFICATIONS 6

1) ELECTRICAL CHARACTERISTICS 6

2) INTERFACE CONNECTIONS 8

3) Mini-LVDS characteristics 11

4) SIGNAL TIMING SPECIFICATIONS 15

5) SIGNAL TIMING WAVEFORMS 16

6) COLOR INPUT DATA REFERNECE 17

7) POWER SEQUENCE 18

8) POWER DIP CONDITION 19

4 OPTICAL SFECIFICATIONS 20

5 MECHANICAL CHARACTERISTICS 26

6 INTERNATIONAL STANDARDS 28

1) SAFETY 28

2) EMC 28

3) Environment 28

7 Precautions 29


Ver. 0.5 Oct., 25, 2010 2 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification


Record of revisions

Revision No Date Page Description
Ver 0.1 Apr.,23,2010 - Preliminary Specifications

Ver 0.2 Jun.,06,2010 18 Modify Power Sequence
20 Change RGB color coordinate spec
29 Add Precautions

Ver 0.3 Jun.,12,2010 27 Updated mechanical drawing sheet

Ver 0.4 Jul.,12,2010 11 Add Mini-LVDS min. frequency
4 Add Color Gamut

Ver 0.5 Oct.,25,2010 7 Delete Notes 8.




Ver. 0.5 Oct., 25, 2010 3 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification

1. General description
LM230WF5-TRA1 is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting
Diode (LED) backlight system. The matrix employs a-Si Thin Film Transistor as the active element.
It is a transmissive type display operating in the normally white mode. It has a 23.0 inch
diagonally measured active display area with Full HD resolution (1080 vertical by 1920 horizontal
pixel array) Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in
vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with
a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 16,7M colors in case
of using Advanced-FRC(Frame Rate Control). It has been designed to apply the interface method
that enables low power, high speed, low EMI. FPD Link or compatible must be used
as a mini-LVDS (Low Voltage Differential Signaling) chip. It is intended to support applications
where thin thickness, wide viewing angle, low power are critical factors and graphic displays are
important. In combination with the vertical arrangement of the sub-pixels, the LM230WF5-TRA1
characteristics provide an excellent flat panel display for office automation products such as
monitors.
FIG. 1 Block diagram
Source driver circuit

S1 S1920
G1
Mini-LVDS
pair #1

CN1 TFT-LCD Panel
(1920 RGB 1080 pixels)

+5V Power circuit G1080
VLCD block

Backlight assembly (Single LED Bar)
FB 4ch
General features
Active screen size 23 inches(58.42cm) diagonal
Outline Dimension 533.2(H) x 312.0(V) x 8.3(D) mm(Typ.)
Pixel Pitch 0.0883*RGB(H)mm x 0.265(V)mm
Pixel Format 1920 horiz. By 1080 vert. Pixels RGB stripes arrangement
Interface Mini-LVDS 1Port
Color depth 16.7M colors (When use Advanced FRC)
Luminance, white 250 cd/m2 ( Center 1Point, typ)
Viewing Angle (CR>10) R/L 170(Typ.), U/D 160(Typ.)
Power Consumption Total 19.2 W(Typ.), (5.4 W@VLCD , 13.8 W@W/O Driver)
Weight 1490 g (Typ.)
Display operating mode Transmissive mode, Normally White
Surface treatments Hard coating (3H), Anti-glare treatment of the front polarizer
Color Gamut 68%(Typ.) CIE 1931

Ver. 0.5 Oct., 25, 2010 4 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification


2. Absolute maximum ratings
The following are maximum values which, if exceeded,
may cause faulty operation or damage to the unit.


Table 1. Absolute maximum ratings

Values
Parameter Symbol Units Notes
Min Max
Power Supply Input Voltage VLCD -0.3 +6.0 Vdc At 25
Operating Temperature TOP 0 50 C
Storage Temperature TST -20 60 C
1
Operating Ambient Humidity HOP 10 90 %RH
Storage Humidity HST 10 90 %RH

Note : 1. Temperature and relative humidity range are shown in the figure below.
Wet bulb temperature should be 39 C Max, and no condensation of water.


FIG. 2 Temperature and relative humidity

90%

60
60%

50 Storage
Wet Bulb
Temperature [ ]
Humidity
[(%)RH]




40
40%
Operation
30

20
10
0
10%


-20 0 10 20 30 40 50 60 70 80

Dry Bulb Temperature [ ]




Ver. 0.5 Oct., 25, 2010 5 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification

3. Electrical specifications
3-1. Electrical characteristics
It requires two power inputs. One is employed to power the LCD electronics and to drive the
TFT array and liquid crystal. The second input power for the LED/Backlight, is typically
generated by an LED Driver. The LED Driver is an external unit to the LCDs.
Table 2. Electrical characteristics
Values
Parameter Symbol Unit Notes
Min Typ Max
MODULE :
Power Supply Input Voltage VLCD 4.5 5.0 5.5 Vdc
Permissive Power Input Ripple VLCD - - 0.3 V 3
ILCD-MOSAIC(60Hz) - 1080 1410 mA 1
Power Supply Input Current ILCD-BLACK(60Hz) - 1300 1690 mA 2
ILCD-BLACK(75Hz) - 1960 mA
Power Consumption PLCD - 5.4 7.15 Watt 1
Inrush current IRUSH - - 3.0 A 4

Note :
1. The specified current and power consumption are
under the VLCD=5.0V, 25 r 2 C,fV=60Hz condition
whereas mosaic pattern(8 x 6) is displayed and fV is the frame frequency.
2. The current of Black pattern is specified under the VLCD=5.0V, 25 r 2 C,fV=60Hz condition.
3. Permissive power ripple should be measured under VCC=5.0V, 25 C, fV (frame frequency)=75Hz
condition and At that time, we recommend the bandwidth configuration of oscilloscope
is to be under 20MHz.
4. The duration of rush current is about 5ms and rising time of power Input is 500us r 20%.

FIG.3 pattern for Electrical characteristics
power consumption measurement power input ripple

White : 255Gray
Black : 0Gray




Mosaic Pattern(8 x 6) Full Black Pattern


Ver. 0.5 Oct., 25, 2010 6 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification


Table 3. LED bar Electrical characteristics

Values
Parameter Symbol Condition Unit Notes
Min. Typ. Max.
LED : 1,7
LED String Current Is - 60 65 mA 2,7
LED String Voltage Vs - 57.6 59.9 V 3,7
Power Consumption PBar - 13.8 14.4 Watt 4,6,7
LED Life Time LED_LT 30,000 - - Hrs 5,7


* LED driver design guide
: The design of the LED driver must have specifications for the LED in LCD Assembly.
The performance of the LED in LCM, for example life time or brightness, is extremely
influenced by the characteristics of the LED driver.
So all the parameters of an LED driver should be carefully designed and output current
should be constant current control.
Please control feedback current of each string individually to compensate the current
variation among the strings of LEDs.
When you design or order the LED driver, please make sure unwanted lighting caused by
the mismatch of the LED and the LED driver (no lighting, flicker, etc) never occurs.
When you confirm it, the LCD module should be operated in the same condition as
installed in your instrument.

1. Specified values are for a single LED bar.
2. The specified current is input LED chip 100% duty current.
3. The specified voltage is input LED string and Bar voltage at typical 60 mA 100% duty current.
4. The specified power consumption is input LED bar power consumption at typical 60 mA 100%
duty current.
5. The life is determined as the time at which luminance of the LED is 50% compared to that of
initial value at the typical LED current on condition of continuous operating at 25 r 2 C.
6. The LED bar power consumption shown above does not include loss of external driver.
The used LED bar current is the LED typical current.
Min Power Consumption is calculated with PBar = Vs(Min.) x Is(Typ.) x Nstring
Max Power Consumption is calculated with PBar = Vs(Max.) x Is(Typ) x Nstring
7. LED operating DC Forward Current and Junction Temperature must not exceed LED Max
Ratings at 25 r 2 C.




Ver. 0.5 Oct., 25, 2010 7 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification


3-2. Interface connections
LCD connector(CN1) : TF19L-50S-0.5SH(Hirose) or Equivalent
Mating connector : 50pin FFC locking Cable

Table 4. Module connector(CN1) pin configuration

NO. Symbol Description NO. Symbol Description

1 GND Ground 26 POL Polarity Control Signal
Charge Share mode Control
2 GND Ground 27 CSC
Signal
3 LV5- Mini LVDS Receiver Signal(5-) 28 H2DOT Horizontal 2 Inversion Signal

4 LV5+ Mini LVDS Receiver Signal(5+) 29 GND Ground

5 GND Ground 30 ICLK_RESET Vertical Start Pulse

6 LV4- Mini LVDS Receiver Signal(4-) 31 ICLK1 GIP GATE Clock 1

7 LV4+ Mini LVDS Receiver Signal(4+) 32 ICLK2 GIP GATE Clock 2

8 GND Ground 33 ICLK3 GIP GATE Clock 3

9 LV3- Mini LVDS Receiver Signal(3-) 34 ICLK4 GIP GATE Clock 4
GIP Panel VDD for Odd GATE
10 LV3+ Mini LVDS Receiver Signal(3+) 35 IVDD-O
TFT
GIP Panel VDD for Even GATE
11 GND Ground 36 IVDD-E
TFT
Mini LVDS Receiver Clock
12 LVCLK- 37 FLK2 GPM Control Clock
Signal(-)
Mini LVDS Receiver Clock
13 LVCLK+ 38 FLK1 GPM Control Clock
Signal(+)
14 GND Ground 39 GND Ground

15 LV2- Mini LVDS Receiver Signal(2-) 40 SDA I2C Data

16 LV2+ Mini LVDS Receiver Signal(2+) 41 SCL I2C Clock

17 GND Ground 42 GND Ground

18 LV1- Mini LVDS Receiver Signal(1-) 43 VIN Input Voltage

19 LV1+ Mini LVDS Receiver Signal(1+) 44 VIN Input Voltage

20 GND Ground 45 VIN Input Voltage

21 LV0- Mini LVDS Receiver Signal(0-) 46 VIN Input Voltage

22 LV0+ Mini LVDS Receiver Signal(0+) 47 VIN Input Voltage

23 GND Ground 48 VIN Input Voltage

24 SOE Source Output Enable SIGNAL 49 GND Ground

25 POL2 Polarity Control Signal 50 GND Ground




Ver. 0.5 Oct., 25, 2010 8 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification


FIG. 4 Connector diagram




TBD
#1# CN1 #50
#30
1 .......




signal pairs

Power(5V)

#1 #50




Rear view of LCM




Note:
1. NC: No Connection.
2. All GND(ground) pins should be connected together and to Vss which should also
be connected to the LCD's metal frame.
3. All VLCD (power input) pins should be connected together.
4. Input Level of Mini-LVDS signal is based on the Source D-IC Spec




Ver. 0.5 Oct., 25, 2010 9 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification



The LED interface connector is a model 10FH-SM1-GAN-TB manufactured by JST.
The mating connector is a FFC/FPC specified in LED interface connector specification.
The pin configuration for the connector is shown in the table below.


Table 5. LED connector pin configuration

Pin No. Symbol Description Notes
1 FB1 Channel1 Current Feed Back
2 FB2 Channel2 Current Feed Back
3 X N/C
4 X N/C
5 Vled LED Power Supply (Common Input)
6 Vled LED Power Supply (Common Input)
7 X N/C
8 X N/C
9 FB3 Channel3 Current Feed Back
10 FB4 Channel4 Current Feed Back



FIG. 5 Backlight connector view

PCB
10



1




LED




Ver. 0.5 Oct., 25, 2010 10 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification


3-3. Mini-LVDS characteristics

3-3-1. Signal Timing Specifications

Table 6. ELECTRICAL CHARACTERISTICS


Parameter Symbol Condition MIN TYP MAX Unit Note

Mini-LVDS Clock frequency CLK 3.0V VCC 3.6V 160 290 MHz
mini-LVDS input Voltage (VCC-1.2)
VIB 0.9 V
(Center) VID / 2

mini-LVDS input Voltage
VIB 0.8 V
Distortion (Center)
Mini-LVDS Clock
5
mini-LVDS differential and Data
VID 0.2 0.7 V
Voltage range

mini-LVDS differential
VID 0.025 0.7 V
Voltage range Dip




FIG. 6 Description of VID, VIB, VID




Ver. 0.5 Oct., 25, 2010 11 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification




3-3-1. Signal Timing Specifications

Table 7. Timing Requirements


Parameter Symbol Condition Min Typ Max Unit Note

Mini Clock pulse period T1 3.45 - ns

Mini Clock pulse low period T2 1.6 - - ns

Mini Clock pulse high period T3 1.6 - - ns 1

Mini Data setup time T6 0.7 - - ns

Mini Data hold time T7 0.7 - - ns

Reset low to SOE rising time T8 0 - - ns

SOE to Reset input time T9 200 - - ns

CLK
Receiver off to SOE timing T10 5 - -
cycle

POL signal to SOE setup time T11 -5 - - ns

POL signal to SOE hold time T12 6 - - ns

CLK
Reset High Period T13 3
cycle

SOE signal Pulse Width T14 200 ns


Note : 1. 290 MHz Clock Frequency @ 3.0 2. Setup time and hold time couldn't be satisfied at the same time

T1
T3 T2

CLK- 70% 70%
VDIFF
30% 30%
CLK+

T6 T7 T6 T7 T5 T4
LV0+, - 70% 70%
to 50% VDIFF
30% 30%
LV5+,-

T5 T4

FIG. 7 Source D-IC Input Data Latch Timing Waveform


Ver. 0.5 Oct., 25, 2010 12 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification




3-3-1. Signal Timing Specifications


Read The Reset=H Read The Reset=L 1st DATA
T1

T2

CLK+
T3
NA R=L R=L R=H R=H R=H NA R=L NA D D D D D
LV0+,-
T13
LV1+,-
to NA NA NA NA NA NA NA NA NA D D D D D

LV5+,- T8 T9

70%
SOE 30%




FIG. 8 Input Data Timing for 1st Source D-IC Chip



Last DATA


(360) (361)
CLK+



LV0+,- D D D NA NA NA NA NA NA R=L R=L R=L


LV1+,-
to D D D NA NA NA NA NA NA NA NA NA
LV5+,-
T8

70%

SOE 30%




T10


FIG. 9 Last Data Latch to SOE Timing



Ver. 0.5 Oct., 25, 2010 13 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification




3-3-1. Signal Timing Specifications

T11 T12
70% 70%

30% 30%
SOE


70% 70%
POL 30% 30%




T14




SOE

1st line data 1st line output

FIG. 10 POL and SOE Timing Waveform


3-3-2. Data Mapping and Timing
Display data and control signal (RESET) are input to LV0 to LV5.

1) Control signal input mode
CLK +

LV0 + RESET RESET RESET RESET RESET RESET RESET RESET RESET RESET

FIG. 11 Mini-LVDS Data

2) Display data input mode

CLK+

LV0+ D00 D01 D02 D03 D04 D05 D00

LV1+ D10 D11 D12 D13 D14 D15 D10

LV2+ D20 D21 D22 D23 D24 D25 D20

LV3+ D30 D31 D32 D33 D34 D35 D30

LV4+ D40 D41 D42 D43 D44 D45 D40

LV5+ D50 D51 D52 D53 D54 D55 D50

DATA INPUT CYCLE

FIG 12. Mini-LVDS Data

Ver. 0.5 Oct., 25, 2010 14 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification


3-4. Signal timing specifications
This is the signal timing required at the input of the User connector. All of the interface signal
timing should be satisfied with the following specifications for it's proper operation.




Table 8. Timing table

Parameter Symbol Min. Typ. Max. Unit Notes
Period tCLK 11.43 13.89 16.7 ns Pixel frequency
DCLK : Typ.144MHz
Frequency fCLK 60 72 87.5 MHz
Horizontal Valid tHV 960 960 960
Horizontal tCLK
H Period Total tHP 1024 1088 1120
Hsync Frequency fH 64 66 83 kHz
Vertical Valid tVV 1080 1080 1080
tHP
Vertical V Period Total tVP 1090 1100 1160
Vsync Frequency fV 50 60 75 Hz
For DCLK
DE DE Setup Time tSI 4 - -
(Data ns
Enable) DE Hold Time tHI 4 - -

Data Setup Time tSD 4 - -
Data ns For DCLK
Data Hold Time tHD 4 - -




Note:
1. DE Only mode operation. The input of Hsync & Vsync signal does not
have an effect on LCD normal operation.
2. The performance of the electro-optical characteristics may be influenced by variance of the
vertical refresh rates.
3. Horizontal period should be even.




Ver. 0.5 Oct., 25, 2010 15 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification


3-5. Signal timing waveforms




1. DCLK , DE, DATA waveforms

tCLK



Dclk
tSD tHD Valid

Invalid Invalid
Data
tSI tHI
DE(Data Enable)




2. Horizontal waveform
tHP
tHV



DE(Data Enable) DE



3. Vertical waveform
tVP
tVV


DE(Data Enable) DE




Ver. 0.5 Oct., 25, 2010 16 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification


3-6. Color input data reference
The brightness of each primary color (red,green and blue) is based on the 8bit gray scale data
input for the color ; the higher the binary input, the brighter the color. The table below
provides a reference for color versus data input.

Table 9. Color data reference

Input Color Data
Red Green Blue
Color
MSB LSB MSB LSB MSB LSB
R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0
Black 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red (255) 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Green (255) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0
Basic Blue (255) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
Color Cyan 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Magenta 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
Yellow 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0
White 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Red(000) Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red(001) 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red(002) 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
--------- - - - - - - - - - - - - - - - - - - - - - - - -
Red
--------- - - - - - - - - - - - - - - - - - - - - - - - -
Red(253) 1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red(254) 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red(255) Bright 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Green(000) Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Green(001) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
Green(002) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
--------- - - - - - - - - - - - - - - - - - - - - - - - -
Green
--------- - - - - - - - - - - - - - - - - - - - - - - - -
Green(253) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 0
Green(254) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0
Green(255)Bright 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0
Blue(000) Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Blue(001) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Blue(002) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0
--------- - - - - - - - - - - - - - - - - - - - - - - - -
Blue
--------- - - - - - - - - - - - - - - - - - - - - - - - -
Blue(253) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 1
Blue(254) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0
Blue(255) Bright 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1



Ver. 0.5 Oct., 25, 2010 17 / 30




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com



LM230WF5
Liquid Crystal Display
Product Specification


3-7. Power sequence

3-7. LCD Driving circuit
90%
90%
Power Supply 10% 10%
For LCD VCC 0V
T1 T9
T10
Mini-LVDS Signal Valid data
0V

T2 T4 T8
FLK1/FLK2 ..
T3
T4
IVDD-even
..
ICLK-RESET/ICLK1/ T4
ICLK2/ICLK3/ICLK4/
IVDD-O
..
T5
SOE/POL/POL2/H2DOT
/CSC ..
T6
T7
Power for LED LED on


Table 10. POWER SEQUENCE
Value
Parameter Unit Notes
Min Typ Max
T1 0 - 500 ms
T2 30 - 500 ms
T3 0 - 30 ms
T4 60 - - ms
T5 0 - 60 ms
T6 500 - - ms
T7 200 - - ms
T8 0.01 - - s
T9 0.01 - - s
T10 1 - - s
Note : 1. The Source D-IC power on sequence must be VCC, logic input, VDD, Gamma ref.
2. IVDD Even signal should be started "High" status.
3. IVDD even & odd can not be "High at the same time.
4. ICLK On Sequence : ICLK1