File information: | |
File name: | dj09f_03.pdf [preview dj09f 03] |
Size: | 7 kB |
Extension: | |
Mfg: | panasonic |
Model: | dj09f 03 🔎 |
Original: | dj09f 03 🔎 |
Descr: | panasonic Cam NV-GS5EG Viewing SGML_VIEW_DATA EUOT NV-GS5EG SVC dj09f_03.pdf |
Group: | Electronics > Consumer electronics > Video cameras |
Uploaded: | 03-05-2020 |
User: | Anonymous |
Multipart: | No multipart |
Information about the files in archive: | ||
Decompress result: | OK | |
Extracted files: | 1 | |
File name dj09f_03.pdf INITIAL/LOGO ABBREVIATIONS INITIAL/LOGO ABBREVIATIONS CRA Pre Apature Gain Control DISCS Dis Chip Select CRST Camera Reset DISP Display CS Chip Select DL Delay Line CS 0-7 Chrominance Signal Out 0-7 DOBCK Audio A/D Convertor Bit Clock CSEL Clock Phase Select DOCTL Data Output Control Signal CSI 0-7 Chrominance Signal In 0-7 DODAT Serial Data (to D/A Converter) CTSW Crosstalk Switch DOLRCK Audio A/D Converter LR Clock CURR Current DOLRCK L/R Clock (to D/A Converter) CW Clockwise DOMCK Audio A/D Converter Master Clock CYL EC Cylinder Motor Trque Control DOMCK Master Clock (to D/A Converter) CYL PG Cylinder Motor PG DQ 1-16 Memory Data CYL VM Cylinder Motor Current or Power DRAM CAS D-RAM Colum Address Strobe DRAM OE D-RAM Out Enable D D CLK Digital Clock DRAM RAS D-RAM Read Address Strobe D MODE Digital Mode Switch Signal DREC AV Delayed REC Start Pulse D01-03 Zoom 01-03 DRK Dark (LPF Switch for Auto Focus) DA UV SEL D/A Convertor U/V Select DS1, 2 Double Sampling Pulse DAC Digital Analogue Converter DSF 0-7 Data In/Out for Shaffling Memory DAG Digital Analogue Ground DSF 0-7 Input/Output Data to Shuffling Memory (18MHz) DB0-7 Data 0-7 DSP Digital Signal Processor DB0-7 Microprocessor Data DSP R/B DSP IC Rady/Busy DCC DC Clamp Control DSP-48K-H DSP IC Clock Select DCCNT DC Control DSTB Data Stobe Signal DCI Digital Channel Cording IC DSV Digital Sum Variation DCLR Digital Clear DV Digital Video |
Date | User | Rating | Comment |