File information: | |
File name: | 227c256.pdf [preview 227c256] |
Size: | 98 kB |
Extension: | |
Mfg: | 2 |
Model: | 227c256 🔎 |
Original: | 227c256 🔎 |
Descr: | . Electronic Components Datasheets Various datasheets 2 227c256.pdf |
Group: | Electronics > Other |
Uploaded: | 12-07-2020 |
User: | Anonymous |
Multipart: | No multipart |
Information about the files in archive: | ||
Decompress result: | OK | |
Extracted files: | 1 | |
File name 227c256.pdf FM27C256 262,144-Bit (32K x 8) High Performance CMOS EPROM May 2001 FM27C256 262,144-Bit (32K x 8) High Performance CMOS EPROM General Description The FM27C256 is one member of a high density EPROM Family which range in densities up to 4 Mb. The FM27C256 is a 256K Electrically Programmable Read Only Memory. It is manufactured in Fairchild's latest CMOS split gate Features EPROM technology which enables it to operate at speeds as fast as 90 ns access time over the full operating range. I High performance CMOS -- 90, 120, 150 ns access time The FM27C256 provides microprocessor-based systems exten- I JEDEC standard pin configuration sive storage capacity for large portions of operating system and -- 32-pin PLCC package application software. Its 90 ns access time provides high speed -- 28-pin CERDIP package operation with high-performance CPUs. The FM27C256 offers a single chip solution for the code storage requirements of 100% I Drop-in replacement for 27C256 or 27256 firmware-based equipment. Frequently-used software routines I Manufacturer's identification code are quickly executed from EPROM storage, greatly enhancing system utility. The FM27C256 is configured in the standard EPROM pinout which provides an easy upgrade path for systems which are currently using standard EPROMs. Block Diagram Data Outputs O0 - O7 VCC GND VPP OE Output Enable and Chip Enable Logic Output CE/PGM Buffers Y Decoder .. Y Gating A0 - A14 Address I |
Date | User | Rating | Comment |