Text preview for : 74ls173.pdf part of datasheets 74ls173 . Electronic Components Datasheets Various datasheets 74ls173.pdf
Back to : 74ls173.pdf | Home
SN54/74LS173A
4-BIT D-TYPE REGISTER
WITH 3-STATE OUTPUTS
The SN54 / 74LS173A is a high-speed 4-Bit Register featuring 3-state
outputs for use in bus-organized systems. The clock is fully edge-triggered
allowing either a load from the D inputs or a hold (retain register contents) 4-BIT D-TYPE REGISTER
depending on the state of the Input Enable Lines (IE1, IE2). A HIGH on either WITH 3-STATE OUTPUTS
Output Enable line (OE1, OE2) brings the output to a high impedance state
LOW POWER SCHOTTKY
without affecting the actual register contents. A HIGH on the Master Reset
(MR) input resets the Register regardless of the state of the Clock (CP), the
Output Enable (OE1, OE2) or the Input Enable (IE1, IE2) lines.