Text preview for : MSP 34X0D.pdf part of MICRONAS MSP34x0D Datasheet: MSP 3400D,
MSP 3410D
Multistandard
Sound Processors
Back to : MSP 34X0D.pdf | Home
PRELIMINARY DATA SHEET
MICRONAS
MSP 3400D, MSP 3410D Multistandard Sound Processors
Edition May 14, 1999 6251-482-2PD
MICRONAS
MSP 34x0D
Contents Page 5 5 5 6 6 6 6 7 7 7 10 10 10 11 11 12 12 12 12 12 12 12 13 13 13 13 13 15 15 15 16 17 18 19 19 19 19 19 20 Section 1. 1.1. 1.2. 2. 2.1. 2.2. 2.3. 3. 3.1. 3.2. 4. 4.1. 4.1.1. 4.1.2. 4.1.3. 4.1.4. 4.1.5. 4.1.6. 4.1.7. 4.1.8. 4.1.9. 4.1.10. 4.2. 4.2.1. 4.2.2. 4.3. 4.3.1. 4.4. 4.5. 4.6. 4.7. 5. 5.1. 5.2. 5.2.1. 5.2.2. 5.2.3. 5.2.4. 5.3. Title Introduction Common Features of MSP 34x0D Specific Features of MSP 3410D Basic Features of the MSP 34x0D Demodulator and NICAM Decoder Section DSP Section (Audio Baseband Processing) Analog Section Application Fields of the MSP 34x0D NICAM plus FM/AM-Mono German 2-Carrier System (Dual-FM System) Architecture of the MSP 34x0D Demodulator and NICAM Decoder Section Analog Sound IF Input Section Quadrature Mixers Low-pass Filtering Block for Mixed Sound IF Signals Phase and AM Discrimination Differentiators Low-pass Filter Block for Demodulated Signals High-Deviation FM Mode FM Carrier Mute Function in the Dual-Carrier FM Mode DQPSK Decoder NICAM Decoder Analog Section SCART Switching Facilities Stand-by Mode DSP Section (Audio Baseband Processing) Dual-Carrier FM Stereo/Bilingual Detection Audio PLL and Crystal Specifications ADR Bus Interface Digital Control Output Pins I2S Bus Interface I2C Bus Interface: Device and Subaddresses Protocol Description Proposal for MSP 34x0D I2C Telegrams Symbols Write Telegrams Read Telegrams Examples Start-Up Sequence: Power-Up and I2C-Controlling
PRELIMINARY DATA SHEET
2
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
Contents, continued Page 21 21 22 22 23 23 24 25 25 27 28 30 31 32 32 32 32 33 33 33 33 33 33 35 35 35 35 35 35 37 37 39 40 40 41 41 42 42 43 44 44 45 45 46 46 46 Section 6. 6.1. 6.2. 6.3. 6.4. 6.4.1. 6.4.2. 6.5. 6.5.1. 6.5.2. 6.5.3. 6.5.4. 6.6. 6.6.1. 6.6.2. 6.6.3. 6.6.4. 6.6.5. 6.6.6. 6.6.7. 6.6.8. 6.6.9. 6.7. 6.8. 6.8.1. 6.8.2. 6.8.3. 6.8.4. 6.8.5. 7. 7.1. 7.2. 7.3. 7.3.1. 7.3.2. 7.3.3. 7.3.4. 7.3.5. 7.3.6. 7.3.7. 7.3.8. 7.3.9. 7.3.10. 7.3.11. 7.3.12. 7.3.13. Title Programming the Demodulator and NICAM Decoder Section Short-Programming and General Programming of the Demodulator Part Demodulator Write Registers: Table and Addresses Demodulator Read Registers: Table and Addresses Demodulator Write Registers for Short-Programming: Functions and Values Demodulator Short-Programming AUTO_FM/AM: Automatic Switching between NICAM and FM/AM-Mono Demodulator Write Registers for the General Programming Mode: Functions and Values Register `AD_CV' Register `MODE_REG' FIR Parameter DCO Registers Demodulator Read Registers: Functions and Values Autodetection of Terrestrial TV Audio Standards C_AD_BITS ADD_BITS [10...3] 0038hex CIB_BITS ERROR_RATE 0057hex CONC_CT (for compatibility with MSP 3410B) FAWCT_IST (for compatibility with MSP 3410B) PLL_CAPS AGC_GAIN Sequences to Transmit Parameters and to Start Processing Software Proposals for Multistandard TV Sets Multistandard Including System B/G with NICAM/FM-Mono only Multistandard Including System I with NICAM/FM-Mono only Multistandard Including System B/G with NICAM/FM-Mono and German DUAL-FM Satellite Mode Automatic Search Function for FM Carrier Detection Programming the DSP Section (Audio Baseband Processing) DSP Write Registers: Table and Addresses DSP Read Registers: Table and Addresses DSP Write Registers: Functions and Values Volume Loudspeaker and Headphone Channel Balance Loudspeaker and Headphone Channel Bass Loudspeaker and Headphone Channel Treble Loudspeaker and Headphone Channel Loudness Loudspeaker and Headphone Channel Spatial Effects Loudspeaker Channel Volume SCART1 and SCART2 Channel Channel Source Modes Channel Matrix Modes SCART Prescale FM/AM Prescale FM Matrix Modes (see also Table 41) FM Fixed Deemphasis
Micronas
3
MSP 34x0D
Contents, continued Page 46 47 47 47 47 48 48 48 48 48 49 50 50 50 50 50 51 51 51 51 51 51 52 55 55 57 60 64 66 66 67 71 77 79 80 Section 7.3.14. 7.3.15. 7.3.16. 7.3.17. 7.3.18. 7.3.19. 7.3.20. 7.3.21. 7.3.22. 7.3.23. 7.3.24. 7.3.25. 7.4. 7.5. 7.6. 7.6.1. 7.6.2. 7.6.3. 7.6.4. 7.6.5. 7.6.6. 7.6.7. 8. 9. 9.1. 9.2. 9.3. 9.4. 9.5. 9.5.1. 9.5.2. 9.5.3. 10. 11. 12. Title FM Adaptive Deemphasis NICAM Prescale NICAM Deemphasis I2S1 and I2S2 Prescale ACB Register Beeper Identification Mode FM DC Notch Mode Tone Control Automatic Volume Correction (AVC) Subwoofer Channel Equalizer Loudspeaker Channel Exclusions for the Audio Baseband Features Phase Relationship of Analog Outputs DSP Read Registers: Functions and Values Stereo Detection Register Quasi-Peak Detector DC Level Register MSP Hardware Version Code MSP Major Revision Code MSP Product Code MSP ROM Version Code
PRELIMINARY DATA SHEET
Differences between MSP 3400C, MSP 3400D, MSP 3410B, and MSP 3410D Specifications Outline Dimensions Pin Connections and Short Descriptions Pin Configurations Pin Circuits (pin numbers refer to PLCC68 package) Electrical Characteristics Absolute Maximum Ratings Recommended Operating Conditions Characteristics Application Circuit Appendix A: MSP 34x0D Version History Data Sheet History
4
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
1.1. Common Features of MSP 34x0D AVC: Automatic Volume Correction Subwoofer Output 5-band graphic equalizer (as in MSP 3400C) Enhanced spatial effect (pseudostereo/basewidth enlargement as in MSP 3400C)
Multistandard Sound Processors Release Notes: The hardware description in this document is valid for the MSP 34x0D version B3 and following versions. Revision bars indicate significant changes to the previous edition.
1. Introduction The MSP 34x0D is designed as a single-chip Multistandard Sound Processor for applications in analog and digital TV sets, satellite receivers, video recorders, and PC cards. The MSP 34x0D, again, improves function integration: The full TV sound processing, starting with analog sound IF signal-in, down to processed analog AF-out, is performed in a single chip. It covers all European TV standards (some examples are shown in Table 31). The MSP 3400D is fully pin and software-compatible to the MSP 3410D, but is not able to decode NICAM. It is also compatible to the MSP 3400C. The IC is produced in submicron CMOS technology, combined with high-performance digital signal processing. The MSP 34x0D is available in the following packages: PLCC68, PSDIP64, PSDIP52, PQFP80, and PLQFP64. Note: The MSP 3410D version is fully downward-compatible to the MSP 3410B, the MSP 3400B, and the MSP 3400C. To achieve full software-compatibility with these types, the demodulator part must be programmed as described in the data sheet of the MSP 3410B.
headphone channel with balance, bass, treble, loudness balance for loudspeaker and headphone channels in dB units (optional) D/A converters for SCART2 out improved oversampling filters (as in MSP 3400C) Four SCART inputs Full SCART in/out matrix without restrictions SCART volume in dB units (optional) Additional I2S input (as in MSP 3400C) New FM identification (as in MSP 3400C) Demodulator short programming Autodetection for terrestrial TV sound standards Improved carrier mute algorithm Improved AM demodulation ADR together with DRP 3510A Dolby Pro Logic together with DPL 351xA Reduction of necessary controlling Less external components Significant reduction of radiation
1.2. Specific Features of MSP 3410D All NICAM standards Precise bit-error rate indication Automatic switching from NICAM to FM/AM or viceversa Improved NICAM synchronization algorithm
Micronas
5
MSP 34x0D
2. Basic Features of the MSP 34x0D 2.1. Demodulator and NICAM Decoder Section The MSP 34x0D is designed to perform demodulation of FM or AM-Mono TV sound. Alternatively, two-carrier FM systems according to the German or Korean terrestrial specs or the satellite specs can be processed with the MSP 34x0D. Digital demodulation and decoding of NICAM-coded TV stereo sound, is done only by the MSP 3410. The MSP 34x0D offers a powerful feature to calculate the carrier field strength which can be used for automatic standard detection (terrestrial) and search algorithms (satellite). The IC may be used in TV sets, as well as in satellite tuners and video recorders. It offers profitable multistandard capability, including the following advantages: two selectable analog inputs (TV and SAT-IF sources) Automatic Gain Control (AGC) for analog IF input. Input range: 0.103 Vpp integrated A/D converter for sound-IF inputs all demodulation and filtering is performed on chip and is individually programmable easy realization of all digital NICAM standards (B/G, I, L, and D/K) with MSP 3410. FM demodulation of all terrestrial standards (incl. identification decoding) FM demodulation of all satellite standards no external filter hardware is required only one crystal clock (18.432 MHz) is necessary FM carrier level calculation for automatic search algorithms and carrier mute function high-deviation FM-Mono mode (max. deviation: approx. ±360 kHz)
ADR 3 Sound IF 1 Sound IF 2 MONO IN SCART1 IN SCART2 IN SCART3 IN SCART4 IN 2 2 2 2 2 2 I2S 5 I2C 2 2 1 2 Loudspeaker OUT Subwoofer OUT Headphones OUT SCART1 OUT SCART2 OUT
PRELIMINARY DATA SHEET
2.2. DSP Section (Audio Baseband Processing) flexible selection of audio sources to be processed two digital input and one output interface via I2S bus for external DSP processors, featuring surround sound, ADR etc. digital interface to process ADR (ASTRA Digital Radio) together with DRP 3510A performance of all deemphasis systems including adaptive Wegener Panda 1 without external components or controlling digitally performed FM identification decoding and dematrixing digital baseband processing: volume, bass, treble, 5-band equalizer, loudness, pseudostereo, and basewidth enlargement simple controlling of volume, bass, treble, equalizer etc.
2.3. Analog Section four selectable analog pairs of audio baseband inputs (= four SCART inputs) input level: 2 VRMS, input impedance: 25 k one selectable analog mono input (i.e. AM sound): input level: 2 VRMS, input impedance: 15 k two high-quality A/D converters, S/N-Ratio: 85 dB 20 Hz to 20 kHz bandwidth for SCART-to-SCART copy facilities MAIN (loudspeaker) and AUX (headphones): two pairs of fourfold oversampled D/A-converters output level per channel: max. 1.4 VRMS output resistance: max. 5 k S/N-ratio: 85 dB at maximum volume max. noise voltage in mute mode: 10 µV (BW: 20 Hz ...16 kHz) two pairs of fourfold oversampled D/A converters supplying two selectable pairs of SCART outputs. output level per channel: max. 2 VRMS, output resistance: max. 0.5 k, S/N-Ratio: 85 dB (20 Hz ... 16 kHz)
MSP 34x0D
Fig. 21: Main I/O signals of the MSP 34x0D
6
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
In the case of NICAM/FM (AM) mode, there are three different audio channels available: NICAM A, NICAM B, and FM/AM-Mono. NICAM A and B may belong either to a stereo or to a dual-language transmission. Information about operation mode and the quality of the NICAM signal can be read by the CCU via the control bus. In the case of low quality (high biterror rate), the CCU may decide to switch to the analog FM/AM-Mono sound. Alternatively, an automatic NICAM-FM/AM switching may be applied.
3. Application Fields of the MSP 34x0D In the following sections, a brief overview of the two main TV sound standards, NICAM 728 and German FM-Stereo, demonstrates the complex requirements of a multistandard audio IC.
3.1. NICAM plus FM/AM-Mono According to the British, Scandinavian, Spanish, and French TV standards, high-quality stereo sound is transmitted digitally. The systems allow two high-quality digital sound channels to be added to the already existing FM/AM channel. The sound coding follows the format of the so-called Near Instantaneous Companding System (NICAM 728). Transmission is performed using Differential Quadrature Phase Shift Keying (DQPSK). Table 32 provides some specifications of the sound coding (NICAM); Table 33 offers an overview of the modulation parameters.
3.2. German 2-Carrier System (Dual-FM System) Since September 1981, stereo and dual-sound programs have been transmitted in Germany using the 2-carrier system. Sound transmission consists of the already existing first sound carrier and a second sound carrier additionally containing an identification signal. More details of this standard are given in Tables 31 and 34. For D/K and M-Korea, very similar systems are used.
Table 31: TV standards TV System B/G B/G L I D/K Position of Sound Carrier /MHz 5.5/5.7421875 5.5/5.85 6.5/5.85 6.0/6.552 6.5/6.2578125 D/K1 6.5/6.7421875 D/K2 6.5/5.85 D/K-NICAM 4.5 4.5/4.724212 6.5 7.02/7.2 Sound Modulation FM-Stereo FM-Mono/NICAM AM-Mono/NICAM FM-Mono/NICAM FM-Stereo FM-Mono/NICAM FM-Mono FM-Stereo FM-Mono FM-Stereo NTSC PAL PAL Color System PAL PAL SECAM-L PAL SECAM-East Country Germany Scandinavia, Spain France UK USSR Hungary USA Korea Europe (ASTRA) Europe (ASTRA)
M M-Korea Satellite Satellite
Note: NICAM demodulation cannot be done with the MSP 3400D
Micronas
7
MSP 34x0D
Table 32: Summary of NICAM 728 sound coding characteristics Characteristics Audio sampling frequency Number of channels Initial resolution Companding characteristics Coding for compressed samples Preemphasis Audio overload level Values 32 kHz 2 14 bits/sample
PRELIMINARY DATA SHEET
near instantaneous, with compression to 10 bits/sample in 32-sample (1 ms) blocks 2's complement CCITT recommendation J.17 (6.5 dB attenuation at 800 Hz) +12 dBm measured at the unity gain frequency of the preemphasis network (2 kHz)
Table 33: Summary of NICAM 728 sound modulation parameters Specification Carrier frequency of digital sound Transmission rate Type of modulation Spectrum shaping Roll-off factor 1.0 Carrier frequency of analog sound component Power ratio between vision carrier and analog sound carrier Power ratio between analog and modulated digital sound carrier 6.0 MHz FM mono 10 dB 0.4 5.5 MHz FM mono 13 dB I 6.552 MHz B/G 5.85 MHz L 5.85 MHz 728 kbit/s Differentially encoded quadrature phase shift keying (DQPSK) by means of Roll-off filters 1.0 0.4 6.5 MHz AM mono terrestrial 10 dB cable 16 dB 13 dB 0.4 6.5 MHz FM-Mono D/K 5.85 MHz
10 dB
7 dB
17 dB
11 dB
Hungary 12 dB
Poland 7 dB
8
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
Table 34: Key parameters for B/G, D/K, and M 2-carrier sound system Sound Carriers B/G Vision/sound power ratio Sound bandwidth Preemphasis Frequency deviation Sound Signal Components Mono transmission Stereo transmission Dual-sound transmission mono (L+R)/2 language A (L+R)/2 R language B mono (L-R)/2 50 µs Carrier FM1 D/K 13 dB 40 Hz to 15 kHz 75 µs 50 µs 75 µs M B/G Carrier FM2 D/K 20 dB M
±50 kHz
±25 kHz
±50 kHz
±25 kHz
Identification of Transmission Mode on Carrier FM2 Pilot carrier frequency in kHz Type of modulation Modulation depth Modulation frequency 54.6875 AM 50 % mono: unmodulated stereo: 117.5 Hz dual: 274.1 Hz 149.9 Hz 276.0 Hz 55.0699
33
34 39 MHz
5
9 MHz
According to the mixing characteristics of the sound IF mixer, the sound IF filter may be omitted.
SAW Filter Tuner Sound IF Mixer
Sound IF Filter
Loudspeaker
1
Mono Vision Demodulator SCART1
2
Subwoofer
2
MSP 34x0D
Headphone
SCART Inputs Composite Video
SCART2
2
SCART3 SCART4
2
2 2
SCART1 SCART2
SCART Outputs
I2S1 Dolby Pro Logic Processor DPL35xxA
ADR
I2S2
ADR Decoder DRP3510A
Fig. 31: Typical MSP 34x0D application
Micronas
9
MSP 34x0D
4. Architecture of the MSP 34x0D Fig. 41 shows a simplified block diagram of the IC. Its architecture is split into three main functional blocks: 1. demodulator and NICAM decoder section 2. digital signal processing (DSP) section performing audio baseband processing 3. analog section containing two A/D-converters, nine D/A-converters, and SCART Switching Facilities.
PRELIMINARY DATA SHEET
4.1. Demodulator and NICAM Decoder Section 4.1.1. Analog Sound IF Input Section The input pins ANA_IN1+, ANA_IN2+, and ANA_IN- offer the possibility to connect two different sound IF (SIF) sources to the MSP 34x0D. By means of bit [8] of AD_CV (see Table 65 on page 25), either terrestrial or satellite sound IF signals can be selected. The analog-to-digital conversion of the preselected sound IF signal is done by an A/D converter whose output is used to control an analog automatic gain circuit (AGC) providing an optimal level for a wide range of input levels. It is possible to switch between automatic gain control and a fixed (setable) input gain. In the optimal case, the input range of the A/D converter is completely covered by the sound IF source. Some combinations of SAW filters and sound IF mixer ICs, however, show large picture components on their outputs. In this case, filtering is recommended. It was found, that the high-pass filters formed by the coupling capacitors at pins ANA_IN1+ and ANA_IN2+ and the IF impedance (as shown in the application diagram) are sufficient in most cases.
I2S_DA_OUT ADR-Bus I2S_DA_IN1
I2S_CL I2S_WS
AUD_CL_OUT
XTAL_OUT
I2S_DA_IN2
XTAL_IN
I2S Interface
Crystal PLL
2
Sound IF
ANA_IN1+ ANA_IN2+
I2S1/2L/R
I2S_L/R LOUDSPEAKER L LOUDSPEAKER R SUBWOOFER
D_CTR_OUT0/1
Demodulator & NICAM Decoder
FM1/AM FM2 NICAM A NICAM B
D/A D/A D/A
DACM_L
Loudspeaker
DACM_R
Mono
MONO_IN
DACM_SUB
IDENT
Subwoofer
DSP
HEADPHONE L
D/A D/A
DACA_L
SC1_IN_L
SCART1
SC1_IN_R
Headphone
DACA_R
HEADPHONE R
SC2_IN_L
A/D A/D
SCARTL
SCART1_L
D/A D/A D/A D/A
SC1_OUT_L
SCART2
SC2_IN_R
SCARTR
SCART 1
SC1_OUT_R
SCART1_R
SC3_IN_L
SCART2_L SCART2_R
SC2_OUT_L
SCART3
SC3_IN_R
SCART 2
SC2_OUT_R
SC4_IN_L
SCART4
SC4_IN_R
SCART Switching Facilities
Fig. 41: Architecture of the MSP 34x0D
10
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
4.1.3. Low-pass Filtering Block for Mixed Sound IF Signals Data shaping and/or FM bandwidth limitation is performed by a linear phase finite impulse response (FIR) filter. Just like the oscillators' frequency, the filter coefficients are programmable and are written into the IC by the CCU via the control bus. Thus, for example, different NICAM versions can easily be implemented. Two not necessarily different sets of coefficients are required, one for MSP-Ch1 (NICAM or FM2) and one for MSP-Ch2 (FM1 = FM-mono). In a corresponding table several coefficient sets are proposed.
4.1.2. Quadrature Mixers The digital input coming from the integrated A/D converter may contain audio information at a frequency range of theoretically 0 to 9 MHz corresponding to the selected standards. By means of two programmable quadrature mixers, two different audio sources, for example NICAM and FM-Mono, may be shifted into baseband position. In the following, the two main channels are provided to process either: NICAM (MSP-Ch1) and FM/AM mono (MSP-Ch2) simultaneously or, alternatively: FM-Mono (Ch2) FM2 (MSP-Ch1) and FM1 (MSP-Ch2). Two programmable registers, to be divided up into a low and a high part, determine frequency of the oscillator, which corresponds to the frequency of the desired audio carrier.
DCO1 MODE_REG[6] Oscillator FIR1 Phase Differentiator DQPSK Decoder Phase and AM Discrimination NICAM Decoder MSP3410D only
ADR
NICAMA NICAMB
Mixer VREFTOP
Lowpass
Mute
Lowpass
FM2
MSP sound IF channel 1 (MSP-Ch1: FM2, NICAM)
AD_CV[7:1] ANA_IN1+ AGC ANA_IN2+ AD_CV[8] AD Amplitude
Carrier Detect Mixer AD_CV[9] IDENT
Carrier Detect
ANA_IN-
MSP sound IF channel 2 (MSP-Ch2: FM1, AM)
Mixer Lowpass
Amplitude
Phase and AM Discrimination Phase
Mute Differentiator
Lowpass
FM1/AM
FRAME NICAMA DCO2
Pins Internal signal lines (see fig. 42) Demodulator Write Registers DCO2 Oscillator
FIR2
MODE_REG[8]
Fig. 42: Architecture of demodulator and NICAM decoder section
Micronas
11
MSP 34x0D
4.1.4. Phase and AM Discrimination The filtered sound IF signals are demodulated by means of the phase and amplitude discriminator block. On the output, the phase and amplitude is available for further processing. AM signals are derived from the amplitude information, whereas the phase information serves for FM and NICAM (DQPSK) demodulation.
PRELIMINARY DATA SHEET
4.1.8. FM Carrier Mute Function in the Dual-Carrier FM Mode To prevent noise effects or FM identification problems in the absence of one of the two FM carriers, the MSP 34x0D offers a carrier detection feature, which must be activated by means of AD_CV[9]. If no FM carrier is available at the MSPD channel 1, the corresponding channel FM2 is muted. If no FM carrier is available at the MSPD channel 2, the corresponding channel FM1 is muted.
4.1.5. Differentiators FM demodulation is completed by differentiating the phase information output.
4.1.9. DQPSK Decoder In case of NICAM mode, the phase samples are decoded according the DQPSK-coding scheme. The output of this block contains the original NICAM bitstream.
4.1.6. Low-pass Filter Block for Demodulated Signals The demodulated FM and AM signals are further lowpass filtered and decimated to a final sampling frequency of 32 kHz. The usable bandwidth of the final baseband signals is about 15 kHz.
4.1.10. NICAM Decoder Before any NICAM decoding can start, the MSP must lock to the NICAM frame structure by searching and synchronizing to the so-called frame alignment words (FAW). To reconstruct the original digital sound samples, the NICAM bitstream has to be descrambled, deinterleaved, and rescaled. Also, bit-error detection and correction (concealment) is performed in this block. To facilitate the Central Control Unit CCU to switch the (e.g.) TV set to the actual sound mode, control information on the NICAM mode and bit error rate are supplied by the NICAM decoder. It can be read out via the I2C bus. An automatic switching facility (AUTO_FM) between NICAM and FM/AM reduces the amount of CCU instructions in case of bad NICAM reception.
4.1.7. High-Deviation FM Mode By means of MODE_REG [9], the maximum FM deviation can be extended to approximately ±360 kHz. Since this mode can be applied only for the MSP sound IF channel 2, the corresponding matrices in the baseband processing must be set to sound A. Apart from this, the coefficient sets 380 kHz FIR2 or 500 kHz FIR2 must be chosen for the FIR2. In relation to the normal FM mode, the audio level of the high-deviation mode is reduced by 6 dB. The FM prescaler should be adjusted accordingly. In high-deviation FM mode, neither FM-Stereo nor FM identification nor NICAM processing is possible simultaneously.
12
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
selected SCART inputs to SCART outputs in the TV set's stand-by mode. In case of power-on start or starting from stand-by, the IC switches automatically to the default configuration, shown in Fig. 43. This action takes place after the first I2C transmission into the DSP part. By transmitting the ACB register first, the individual default setting mode of the TV set can be defined.
4.2. Analog Section 4.2.1. SCART Switching Facilities The analog input and output sections include full matrix switching facilities, which are shown in Fig. 43. To design a TV set with four pairs of SCART inputs and two pairs of SCART outputs, no external switching hardware is required. The switches are controlled by the ACB bits defined in the audio processing interface (see section 7.3.18. on page 47).
SCART_IN SC1_IN_L/R SC2_IN_L/R SC3_IN_L/R SC4_IN_L/R MONO_IN to Audio Baseband Processing (DSP_IN) A D SCARTL/R ACB[5,9,8]
4.3. DSP Section (Audio Baseband Processing) All audio baseband functions are performed by digital signal processing (DSP). The DSP functions are grouped into three processing parts: input preprocessing, channel source selection, and channel postprocessing (see Fig. 45 and section 7.). The input preprocessing is intended to prepare the various signals of all input sources in order to form a standardized signal at the input to the channel selector. The signals can be adjusted in volume, are processed with the appropriate deemphasis, and are dematrixed if necessary. Having prepared the signals that way, the channel selector makes it possible to distribute all possible source signals to the desired output channels. The ability to route in an external coprocessor for special effects, like surround processing and sound field processing, is of special importance. Routing can be done with each input source and output channel via the I2S inputs and outputs. All input and output signals can be processed simultaneously with the exception that FM2 cannot be processed at the same time as NICAM. FM identification and adaptive deemphasis are also not possible simultaneously. Note, that the NICAM input signals are only available in the MSP 3410D version.
Mute
S1
ACB[6,11,10]
SCART_OUT
SC1_OUT_L/R
S2
Mute ACB[7,13,12]
SCART_OUT from Audio Baseband Processing (DSP_OUT) D A SCART1_L/R D A SCART2_L/R Mute SC2_OUT_L/R
4.3.1. Dual-Carrier FM Stereo/Bilingual Detection For the terrestrial dual-FM carrier systems, audio information can be transmitted in three modes: mono, stereo, or bilingual. To obtain information about the current audio operation mode, the MSP 34x0D detects the socalled identification signal. Information is supplied via the Stereo Detection Register to an external CCU.
Stereo Detection Filter IDENT AM Demodulation Bilingual Detection Filter Level Detect Level Detect Stereo Detection Register
S3
Fig. 43: SCART switching facilities (see 7.3.18.). Switching positions show the default configuration after power-on reset
4.2.2. Stand-by Mode If the MSP 34x0D is switched off by first pulling STANDBYQ low, and then disconnecting the 5 V, but keeping the 8 V power supply (`Stand-by'-mode), the switches S1, S2, and S3 (see Fig. 43) maintain their position and function. This facilitates the copying from
-
Fig. 44: Stereo/bilingual detection
Micronas
13
Channel Source Select
14
Analog Inputs SCARTL SCARTR SCART Prescale Loudspeaker Channel Matrix AVC Bass/ Treble or Equalizer
MSP 34x0D
Loudness
Complementary Highpass
Loudspeaker L Spatial Effects Balance Loudspeaker R Level Adjust Volume Subwoofer Loudspeaker Outputs
DC level readout FM1 FM1/AM Adaptive Deemphasis FM2 Demodulated IF Inputs NICAMA Deemphasis J17 NICAMB Prescale FM/AM FM-Matrix Prescale Headphone Channel Matrix Beeper
Lowpass
Deemphasis 50/75 µs J17
DC level readout FM2
Volume Bass/ Treble
Headphone L Headphone R
Loudness
Balance
Headphone Outputs
NICAM SCART1 Channel Matrix Volume SCART1_L SCART1_R SCART Outputs SCART2 Channel Matrix Volume SCART2_L SCART2_R
I2S1L I2S1R I2S Bus Inputs I S2L I S2R
2 2
I2S1 Prescale
I S2 Prescale
2
I 2S Channel Matrix
I2SL I2SR
I2S Outputs
Quasi-Peak Channel Matrix NICAMA Internal signal lines (see Fig. 42 and Fig. 43)
Quasi peak readout L Quasi-Peak Detector Quasi peak readout R
Fig. 45: Audio baseband processing (DSP firmware) PRELIMINARY DATA SHEET
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
Table 41: Some examples for recommended channel assignments for demodulator and audio processing part Mode
B/G-Stereo B/G-Bilingual
MSP Sound IFChannel 1
FM2 (5.74 MHz): R FM2 (5.74 MHz): Sound B
MSP Sound IFChannel 2
FM1 (5.5 MHz): (L+R)/2 FM1 (5.5 MHz): Sound A
FMMatrix
B/G Stereo No Matrix
ChannelSelect
Speakers: FM Speakers: FM H. Phone: FM Speakers: NICAM H. Phone: FM Speakers: FM Speakers: FM Speakers: FM H. Phone: FM Speakers: FM H. Phone: FM
Channel Matrix
Stereo Speakers: Sound A H. Phone: Sound B Speakers: Stereo H. Phone: Sound A Sound A Stereo Speakers: Sound A H. Phone: Sound B=C Speakers: Sound A H. Phone: Sound A
NICAM-I-ST/ FM-mono Sat-Mono Sat-Stereo Sat-Bilingual
NICAM (6.552 MHz)
FM (6.0 MHz): mono
No Matrix
not used 7.2 MHz: R 7.38 MHz: Sound C
FM (6.5 MHz): mono 7.02 MHz: 7.02 MHz: L Sound A
No Matrix No Matrix No Matrix
Sat-High Dev. Mode
don't care
6.552 MHz
No Matrix
4.4. Audio PLL and Crystal Specifications The MSP 34x0D requires a 18.432 MHz (12 pF, parallel) crystal. The clock supply of the whole system depends on the MSP 34x0D operation mode: 1. FM-Stereo, FM-Mono: The system clock runs free on the crystal's 18.432 MHz. 2. NICAM: An integrated clock PLL uses the 364 kHz baud rate, accomplished in the NICAM demodulator block to lock the system clock to the bit rate, respectively, 32-kHz sampling rate of the NICAM transmitter. As a result, the whole audio system is supplied with a controlled 18.432 MHz clock. 3. I S slave operation: In this case, the system clock is locked to a synchronizing signal (I2S_CL, I2S_WS) supplied by the coprocessor chip. Remark on using the crystal: External capacitors at each crystal pin to ground are required (see General Crystal Recommendations on page 69).
2
4.5. ADR Bus Interface For the ASTRA Digital Radio System (ADR), the MSP 34x0D performs preprocessing, as there are carrier selection and filtering. Via the 3-line ADR bus, the resulting signals are transferred to the DRP 3510A, where the source decoding is performed. To be prepared for an upgrade to ADR with an additional DRP board, the following lines of MSP 34x0D should be provided on a feature connector: AUD_CL_OUT I2S_DA_IN1 or I2S_DA_IN2 I2S_DA_OUT I2S_WS I2S_CLK ADR_CL ADR_WS ADR_DA
4.6. Digital Control Output Pins The static level of two output pins of the MSP 34x0D (D_CTR_OUT0/1) is switchable between HIGH and LOW by means of the I2C bus. This enables the controlling of external hardware-controlled switches or other devices via I2C bus (see section 7.3.18. on page 47).
Micronas
15
MSP 34x0D
4.7. I2S Bus Interface By means of this standardized interface, additional feature processors can be connected to the MSP 34x0D. Two possible formats are supported: The standard mode (MODE_REG[4]=0) selects the SONY format, where the I2S_WS signal changes at the word boundaries. The so-called PHILIPS format, which is characterized by a change of the I2S_WS signal one I2S_CL period before the word boundaries, is selected by setting MODE_REG[4]=1. The MSP 34x0D normally serves as the master on the I2S interface. Here, the clock and word strobe lines are driven by the MSP 34x0D. By setting MODE_REG[3]=1, the MSP 34x0D is switched to a slave mode. Now, these lines are input to the MSP 34x0D and the master clock is synchronized to 576 times the I2S_WS rate (32 kHz). NICAM operation is not possible in this mode.
PRELIMINARY DATA SHEET
The I2S bus interface consists of five pins: 1. I2S_DA_IN1, I2S_DA_IN2: For input, four channels (two channels per line, 2*16 bits) per sampling cycle (32 kHz) are transmitted. 2. I2S_DA_OUT: For output, two channels (2*16 bits) per sampling cycle (32 kHz) are transmitted. 3. I2S_CL: Gives the timing for the transmission of I2S serial data (1.024 MHz). 4. I2S_WS: The I2S_WS word strobe line defines the left and right sample. A precise I2S timing diagram is shown in Fig. 46.
(Data: MSB first)
FI2SWS I2S_WS
SONY Mode PHILIPS Mode PHILIPS/SONY Mode programmable by MODE_REG[4] I2S_CL Detail A I2S_DAIN
R LSB L MSB
SONY Mode PHILIPS Mode Detail C
L LSB R MSB
R LSB L LSB
16 bit left channel Detail B I2S_DAOUT
R LSB L MSB L LSB R MSB
16 bit right channel
R LSB L LSB
16 bit left channel
16 bit right channel
Detail C
I2S_CL
1/FI2SCL
Detail A,B
I2S_CL
TI2SWS1
TI2SWS2
TI2S1
TI2S2
I2S_WS as INPUT TI2S5 TI2S6
I2S_DA_IN TI2S3 TI2S4
I2S_WS as OUTPUT
I2S_DA_OUT
Fig. 46: I2S bus timing diagram
16
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
Due to the internal architecture of the MSP 34x0D, the IC cannot react immediately to an I2C request. The typical response time is about 0.3 ms for the DSP processor part and 1 ms for the demodulator part if NICAM processing is active. If the receiver (MSP) can't receive another complete byte of data until it has performed some other function; for example, servicing an internal interrupt, it can hold the clock line I2C_CL LOW to force the transmitter into a wait state. The positions within a transmission where this may happen are indicated by 'Wait' in section 5.1. The maximum wait period of the MSP during normal operation mode is less than 1 ms. I2C bus error caused by MSP hardware problems: In case of any internal error, the MSPs wait period is extended to 1.8 ms. Afterwards, the MSP does not acknowledge (NAK) the device address. The data line will be left HIGH by the MSP and the clock line will be released. The master can then generate a STOP condition to abort the transfer. By means of NAK, the master is able to recognize the error state and to reset the IC via I2C bus. While transmitting the reset protocol (see section 5.2.4. on page 19) to `CONTROL', the master must ignore the notacknowledge bits (NAK) of the MSP. A general timing diagram of the I2C Bus is shown in Fig. 52 on page 19.
5. I2C Bus Interface: Device and Subaddresses As a slave receiver, the MSP 34x0D can be controlled via I2C bus. Access to internal memory locations is achieved by subaddressing. The demodulator and the DSP processor parts have two separate subaddressing register banks. In order to allow for more MSP 34x0D ICs to be connected to the control bus, an ADR_SEL pin has been implemented. With ADR_SEL pulled to HIGH, LOW, or left open, the MSP 34x0D responds to changed device addresses. Thus, three identical devices can be selected. By means of the RESET bit in the CONTROL register, all devices with the same device address are reset. The IC is selected by asserting a special device address in the address part of an I2C transmission. A device address pair is defined as a write address (80, 84, or 88hex) and a read address (81, 85, or 89hex) (see Table 51). Writing is done by sending the device write address, followed by the subaddress byte, two address bytes, and two data bytes. Reading is done by sending the device write address, followed by the subaddress byte and two address bytes. Without sending a stop condition, reading of the addressed data is completed by sending the device read address (81, 85, or 89hex) and reading two bytes of data (see Fig. 51: "I2C Bus Protocol" and section 5.2. "Proposal for MSP 34x0D I2C Telegrams").
Table 51: I2C Bus Device Addresses ADR_SEL Mode MSP device address Write 80 hex Low Read 81 hex Write 84 hex High Read 85 hex Write 88 hex Left Open Read 89 hex
Table 52: I2C Bus Subaddresses Name CONTROL TEST WR_DEM RD_DEM WR_DSP RD_DSP Binary Value 0000 0000 0000 0001 0001 0000 0001 0001 0001 0010 0001 0011 Hex Value 00 01 10 11 12 13 Mode W W W W W W Function software reset only for internal use write address demodulator read address demodulator write address DSP read address DSP
Micronas
17
MSP 34x0D
Table 53: Control Register (Subaddress: 00 hex) Name CONTROL Subaddress 00 hex MSB 1 : RESET 0 : normal 14 0 13..1 0
PRELIMINARY DATA SHEET
LSB 0
5.1. Protocol Description
Write to DSP or Demodulator
S write device address Wait ACK subaddr ACK addr byte high ACK addr byte low ACK data byte high ACK data byte low ACK P
Read from DSP or Demodulator
S write device address Wait ACK subaddr ACK addr byte high ACK addr byte low ACK S read device address Wait ACK data byte high ACK data byte low NAK P
Write to Control or Test Registers
S write device address Wait ACK subaddr ACK data byte high ACK data byte low ACK P
Note: S = P= ACK = NAK = Wait =
I2C bus Start Condition from master I2C bus Stop Condition from master Acknowledge-Bit: LOW on I2C_DA from slave (= MSP, gray) or master (= CCU, hatched) Not-Acknowledge Bit: HIGH on I2C_DA from master (= CCU, hatched) to indicate `End of Read' or from MSP indicating internal error state I2C clock line held low by the slave (= MSP) while interrupt is serviced (<1.8 ms)
I2C_DA S I2C_CL Fig. 51: I2C bus protocol
1 0 P
(MSB first; data must be stable while clock is high)
18
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
(Data: MSB first) 1 fI2C I2C_CL TI2C4 TI2C3
TI2C1 I2C_DA as input
TI2C5
TI2C6
TI2C2
TI2COL2 I2C_DA as output
TI2COL1
Fig. 52: I2C bus timing diagram
5.2. Proposal for MSP 34x0D I2C Telegrams 5.2.1. Symbols daw dar < > aa dd write device address read device address start condition stop condition address byte data byte
5.2.2. Write Telegrams write to CONTROL register write data into demodulator write data into DSP
5.2.3. Read Telegrams read data from demodulator read data from DSP
5.2.4. Examples <80 00 80 00> <80 00 00 00> <80 12 00 08 01 20> RESET MSP statically clear RESET set loudspeaker channel source to NICAM and matrix to STEREO
Micronas
19
MSP 34x0D
5.3. Start-Up Sequence: Power-Up and I2C-Controlling After power-on or RESET (see Fig. 53), the IC is in an inactive state. The CCU has to transmit the required coefficient set for a given operation via the I2C bus. Initialization should start with the demodulator part. If required for any reason, the audio processing part can be loaded before the demodulator part.
PRELIMINARY DATA SHEET
DVSUP AVSUP
4.5 V
t/ms
RESETQ
0.7 × DVSUP 0.45...0.55 × DVSUP
Low-to-High Threshold
High-to-Low Threshold
t/ms
Reset Delay >2 ms
Internal Reset
High
Low
t/ms
Power-Up Reset: Threshold and Timing (Note: 0.7 × DVSUP means 3.5 Volt with DVSUP=5.0 Volt) Fig. 53: Power-up sequence
Note: The reset should not reach high level before the oscillator has started. This requires a reset delay of >2 ms
20
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
6. Programming the Demodulator and NICAM Decoder Section 6.1. Short-Programming and General Programming of the Demodulator Part The demodulator part of the MSP 34x0D can be programmed in two different modes: 1. Demodulator Short-Programming provides a comfortable way to set up the demodulator for many terrestrial TV sound standards with one single I2C bus transmission. The coding is listed in section 6.4.1. If a parameter does not coincide with the individual programming concept, it simply can be overwritten by using the General Programming Mode. Some bits of the registers AD_CV (see section 6.5.1. on page 25) and MODE_REG (see section 6.5.2. on page 27) are not affected by the short-programming. They must be transmitted once if their reset status does not fit. The Demodulator Short-Programming is not compatible to MSP 3410B and MSP 3400C. Autodetection for terrestrial TV standards is part of the Demodulator Short-Programming. This feature enables the detection and set-up of the actual TV sound standard within 0.5 s. Since the detected standard is readable by the control processor, the Autodetection feature is mainly recommended for the primary set-up of a TV set: after having once determined the corresponding TV channels, their sound standards can be stored and later on programmed by the Demodulator Short-Programming (see section 6.4.1. on page 23 and section 6.6.1. on page 32). 2. General Programming ensures the software-compatibility to other MSPs. It offers a very flexible way to apply all of the MSP 34x0D demodulator facilities. All registers except 0020hex (Demodulator Short-Programming) have to be written with values corresponding to the individual requirements. For satellite applications, with their many variations, this mode must be selected. All transmissions on the control bus are 16 bits wide. However, data for the demodulator part have only 8 or 12 significant bits. These data have to be inserted LSB-bound and filled with zero bits into the 16-bit transmission word. Table 41 explains how to assign FM carriers to the MSP Sound IF channels and the corresponding matrix modes in the audio processing part.
Micronas
21
MSP 34x0D
6.2. Demodulator Write Registers: Table and Addresses
PRELIMINARY DATA SHEET
Table 61: Demodulator Write Registers; Subaddress: 10hex; these registers are not readable! Demodulator Write Registers Demodulator ShortProgramming AUTO_FM/AM Address (hex) 0020 Function Write into this register to apply Demodulator Short Programming (see section 6.4.1. on page 23). If the internal setting coincidences with the individual requirements no more of the remaining Demodulator Write Registers have to be transferred. Only for NICAM: Automatic switching between NICAM and FM/AM in case of bad NICAM reception (see section 6.4.2. on page 24)
0021
Write Registers necessary for General Programming Mode only AD_CV MODE_REG FIR1 FIR2 DCO1_LO DCO1_HI DCO2_LO DCO2_HI PLL_CAPS 00BB 0083 0001 0005 0093 009B 00A3 00AB 001F input selection, configuration of AGC, Mute Function and selection of A/D converter, FM Carrier Mute on/off mode register filter coefficients channel 1 (6 × 8 bit) filter coefficients channel 2 (6 × 8 bit), + 3 × 8 bit offset (total 72 bits) increment channel 1 low part increment channel 1 high part increment channel 2 low part increment channel 2 high part switchable PLL capacitors to tune open-loop frequency; to use only if NICAM of MODE_REG = 0 ; normally not of interest for the customer
6.3. Demodulator Read Registers: Table and Addresses Table 62: Demodulator Read Registers; Subaddress: 11hex; these registers are not writable! Demodulator Read Registers Result of Autodetection C_AD_BITS ADD_BITS CIB_BITS ERROR_RATE CONC_CT FAWCT_IST PLL_CAPS AGC_GAIN Address (hex) 007E 0023 0038 003E 0057 0058 0025 021F 021E Function (see Table 613) NICAM Sync bit, NICAM C bits, and three LSBs of additional data bits NICAM: bit [10:3] of additional data bits NICAM: CIB1 and CIB2 control bits NICAM error rate, updated with 182 ms only to be used in MSPB compatibility mode only to be used in MSPB compatibility mode Not for customer use. Not for customer use.
22
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
6.4. Demodulator Write Registers for Short-Programming: Functions and Values In the following, the functions of some registers are explained and their (default) values are defined:
6.4.1. Demodulator Short-Programming Table 63: MSP 34x0D Demodulator Short-Programming Demodulator Short-Programming TV Sound Standard Description Code (hex) AD_CV2)
(see Table 65)
0020hex
Internal Setting MODE_ REG2)
(see Table 68)
DCO1 (MHz)
DCO2 (MHz)
FIR1/2 Coefficients
Identification Mode
Autodetection M Dual-FM B/G Dual-FM D/K1 Dual-FM D/K2 Dual-FM
0001 0002 0003 0004 0005 0006/ 0007
Detects and sets one of the standards listed below, if available. Results are to be read out of the demodulator read register "Result of Autodetection" (section 6.6.1.) AD_CV- FM AD_CV-FM AD_CV-FM AD_CV-FM M1 M1 M1 M1 4.72421 5.74218 6.25781 6.74218 4.5 5.5 6.5 6.5 AUTO_ FM/AM 5.5 6.5 6.0 6.5 see Table 611: Terrestrial TV Standards
1)
Reset, then Standard M see Table 611: Terrestrial TV Standards Reset, then Standard B/G
reserved for future dual-FM standards AD_CV-FM AD_CV-AM AD_CV-FM AD_CV-FM M2 M3 M2 M2 5.85 5.85 6.552 5.85
B/G NICAM FM L NICAM AM I NICAM FM D/K NICAM FM
0008 0009 000A 000B >000B
reserved for future NICAM Standards
1) 2)
corresponds to the actual setting of AUTO_FM (Address = 0021hex) bits of AD_CV or MODE_REG, which are not affected by the short-programming, must be transmitted separately if their reset status does not fit.
Note: All parameters in the DSP section (Audio Baseband Processing), except the identification mode register, are not affected by the Demodulator Short-Programming. They still have to be defined by the control processor.
Micronas
23
MSP 34x0D
6.4.2. AUTO_FM/AM: Automatic Switching between NICAM and FM/AM-Mono In case of bad NICAM transmission or loss of the NICAM carrier, the MSPD offers a comfortable mode to switch back to the FM/AM-Mono signal. If automatic switching is active, the MSP internally evaluates the ERROR_RATE. All output channels which are assigned to the NICAM source are switched back to the FM/AM-Mono source without any further CCU instruction, if the NICAM carrier fails or the ERROR_RATE exceeds the definable threshold. Note, that the channel matrix of the corresponding output channels must be set according to the NICAM mode and need not be changed in the FM/AM fall-back case. An appropriate hysteresis algorithm avoids oscillating effects. The MSB of the Register C_AD_BITS (Addr: 0023hex) informs about the actual NICAM FM/AM Status (see section 6.6.2. on page 32).
PRELIMINARY DATA SHEET
There are two possibilities to define the threshold deciding for NICAM or FM/AM-Mono (see Table 64): 1. default value of the MSPD (internal threshold = 700, i.e. switch to FM/AM if ERROR_RATE > 700) 2. definable by the customer (recommendable range: threshold = 50...2000, i.e. Bits [10...1] = 25...1000). Note: The auto_FM feature is only active if the NICAM bit of MODE_REG is set.
Table 64: Coding of automatic NICAM FM/AM switching (reset status: mode 0) Mode 0 default 1 Auto_FM [11...0] Addr. = 0021hex Bit [0] =0 Bits [11...1] = 0 Bit Bit Bit Bit Bit 3 Bit Bit [0] =1 [11...1] = 0 [0] =1 [10...1] = 25..1000 int = threshold/2 [11] =0 [11] = [0] = 1 [10...1] = 0 Selected Sound at the NICAM Channel Select always NICAM Threshold none Comment Compatible to MSP 3410B, i.e. automatic switching is disabled automatic switching with internal threshold automatic switching with external threshold
NICAM or FM/AM, depending on ERROR_RATE NICAM or FM/AM, depending on ERROR_RATE always FM/AM
700 dec
2
set by customer
none
Forced FM-Mono mode, i.e. automatic switching is disabled
24
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
6.5. Demodulator Write Registers for the General Programming Mode: Functions and Values 6.5.1. Register `AD_CV' Table 65: AD_CV Register (reset status: all bits are "0") AD_CV 00BBhex Bit AD_CV [0] AD_CV [6...1] Meaning not used Reference level in case of Automatic Gain Control = on (see Table 66). Constant gain factor when Automatic Gain Control = off (see Table 67) Determination of Automatic Gain or Constant Gain Selection of Sound IF source MSP Carrier Mute Function (Must be switched off in High Deviation Mode) AD_CV [15...10] not used 0 = constant gain 1 = automatic gain 0 = ANA_IN1+ 1 = ANA_IN2+ 0 = off: no mute 1 = on: mute as described in section 4.1.8. on page 12 must be set to 0 Settings must be set to 0 Set by Short-Programming AD_CV-FM 0 101000 AD_CV-AM 0 100011
AD_CV [7] AD_CV [8] AD_CV [9]
1 not affected 1
1 not affected 0
000000
000000
Table 66: Reference values for active AGC (AD_CV[7] = 1) Application Input Signal Contains AD_CV [6...1] Ref. Value AD_CV [6...1] (dec) Range of Input Signal at pin ANA_IN1+ and ANA_IN2+
Terrestrial TV Dual-Carr. FM NICAM/FM NICAM/AM 2 FM Carriers 1 FM and 1 NICAM Carrier 1 AM and 1 NICAM Carrier 101000 101000 100011 40 40 35 0.10 - 3 Vpp1) 0.10 - 3 Vpp1) 0.10 - 1.4 Vpp recommended: 0.10 - 0.8 Vpp NICAM only SAT ADR
1)
1 NICAM Carrier only 1 or more FM Carriers FM a. ADR carriers
010100 100011
20 35
0.05 - 1.0 Vpp 0.10 - 3 Vpp1)
see DRP 3510A data sheet
For signals above 1.4 Vpp, the minimum gain of 3 dB is switched and overflow of the A/D converter may result. Due to the robustness of the internal processing, the IC works up to and even more than 3 Vpp, if norm conditions of FM/NICAM or FM1/FM2 ratio are supposed. In this overflow case, a loss of FM S/N ratio of about 10 dB may appear.
Micronas
25
MSP 34x0D
Table 67: AD_CV parameters for constant input gain (AD_CV[7]=0) Step 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
1)
PRELIMINARY DATA SHEET
AD_CV [6...1] Constant Gain 000000 000001 000010 000011 000100 000101 000110 000111 001000 001001 001010 001011 001100 001101 001110 001111 010000 010001 010010 010011 010100
Gain 3.00 dB 3.85 dB 4.70 dB 5.55 dB 6.40 dB 7.25 dB 8.10 dB 8.95 dB 9.80 dB 10.65 dB 11.50 dB 12.35 dB 13.20 dB 14.05 dB 14.90 dB 15.75 dB 16.60 dB 17.45 dB 18.30 dB 19.15 dB 20.00 dB
Input Level at pin ANA_IN1+ and ANA_IN2+ maximum input level: 3 Vpp (FM) or 1 Vpp (NICAM)1)
maximum input level: 0.14 Vpp
For signals above 1.4 Vpp, the minimum gain of 3 dB is switched and overflow of the A/D converter may result. Due to the robustness of the internal processing, the IC works up to and even more than 3 Vpp, if norm conditions of FM/NICAM or FM1/FM2 ratio are supposed. In this overflow case, a loss of FM S/N ratio of about 10 dB may appear.
26
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
6.5.2. Register `MODE_REG' The register `MODE_REG' contains the control bits determining the operation mode of the MSP 34x0D; Table 68 explains all bit positions.
Table 68: Control word `MODE_REG'; reset status: all bits are "0" MODE_REG 0083hex Bit [0] [1] [2] Function not used DCTR_TRI I2S_TRI Digital control out 0/1 tri-state I2S outputs tri-state (I2S_CL, I2S_WS, I2S_DA_OUT) Master/Slave mode of the I2S bus WS due to the Sony or Philips Format Switch Audio_Clock_Output to tri-state Mode of MSP-Ch1 Comment Definition 0 : strongly recommended 0 : active 1 : tri-state 0 : active 1 : tri-state 0 : Master 1 : Slave 0 : Sony 1 : Philips 0 : on 1 : tri-state 0 : FM 1 : Nicam 0 : strongly recommended Mode of MSP Ch2 High Deviation Mode (channel matrix must be sound A) 0 : FM 1 : AM 0 : normal 1 : high deviation mode 0 : strongly recommended see also Table 611 see also Table 611 Mode of MSP Ch1/ ADR Interface Gain for AM Demodulation 0 : Gain = 6 dB 1 : Gain = 0 dB 0 : use FIR1 1 : use FIR2 0 : normal mode/tri-state 1 : ADR mode/active 0 : 0 dB (default. of MSPB) 1 : 12 dB (recommended) Set by Short-Programming M1 0 X X M2 0 X X M3 0 X X
[3] [4] [5]
I2S Mode1) I2S_WS Mode AUD_CL_OUT
X X X
X X X
X X X
[6] [7] [8] [9]
NICAM1) not used FM AM HDEV
0 0 0 0
1 0 0 0
1 0 1 0
[11...10] [12] [13] [14] [15]
1)
not used MSP Ch1 Gain FIR1 Filter Coeff. Set ADR AM Gain
00 0 1 0 1
00 0 0 0 1
00 0 0 0 1
In case of NICAM operation, I2S slave mode is not possible. In case of I2S slave mode, no synchronization to NICAM is allowed.
X: not affected by short-programming
Micronas
27
MSP 34x0D
Table 69: Channel modes `MODE_REG [6, 8, 9]' NICAM Bit[6] 1 1 0 0 FM AM Bit[8] 0 1 0 0 HDEV Bit[9] 0 0 0 1 MSP Ch1 NICAM NICAM FM2
PRELIMINARY DATA SHEET
MSP Ch2 FM1 AM FM1 High-Deviation FM
-:-
6.5.3. FIR Parameter The following data values (see Table 610) are to be transferred 8 bits at a time embedded LSB-bound in a 16-bit word. The loading sequences must be obeyed. To change a coefficient set, the complete block FIR1 or FIR2 must be transmitted. Note: For compatibility with MSP 3410B, IMREG1 and IMREG2 have to be transmitted. The value for IMREG1 and IMREG2 is 004. Due to the partitioning to 8-bit units, the values 04hex, 40hex, and 00hex arise.
Table 610: Loading sequence for FIR coefficients
FIR1 0001hex No. (MSP Ch1: NICAM/FM2) Bits 8 8 8 see Table 611 4 5 6 NICAM/FM2_Coeff. (2) NICAM/FM2_Coeff. (1) NICAM/FM2_Coeff. (0) 8 8 8 Value
Symbol Name NICAM/FM2_Coeff. (5) NICAM/FM2_Coeff. (4) NICAM/FM2_Coeff. (3)
1
2 3
FIR2 0005hex No. 1 2 3 4 5 6 7 8 9
(MSP Ch2: FM1/AM ) Bits 8 8 8 8 8 8 see Table 611 8 8 8 Value 04hex 40hex 00hex
Symbol Name IMREG1 IMREG1 / IMREG2 IMREG2 FM/AM_Coef (5) FM/AM_Coef (4) FM/AM_Coef (3) FM/AM_Coef (2) FM/AM_Coef (1) FM/AM_Coef (0)
28
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
Table 611: 8-bit FIR coefficients (decimal integer) for MSP 34x0D (reset status: all coefficients are "0")
Coefficients for FIR1 0001hex and FIR2 0005hex
FM Satellite FIR filter corresponds to a band-pass with a bandwidth of B = 130 to 500 kHz
Terrestrial TV Standards
B fc frequency
B/G-, D/KNICAM-FM Coef(i) 0 1 2 3 4 5 ModeREG[12] ModeREG[13] FIR1 FIR2 3 18 27 48 66 72 0
INICAM-FM FIR1 2 4 FIR2 3 18 27 48 66 72 0
LNICAM-AM FIR1 FIR2
B/G-, D/K-, M-Dual FM FIR2 3 18 27 48 66 72 0
130 kHz FIR2 73 53 64 119 101 127 1
180 kHz FIR2 9 18 28 47 55 64 1
200 kHz FIR2 3 18 27 48 66 72 1
280 kHz FIR2
380 kHz FIR2
500 kHz FIR2
Autosearch FIR2
-2 -8 -10
10 50 86
-2 -8 -10
10 50 86 0
-4 -12 -9
23 79 126
-8 -8
4 36 78 107 1
-1 -9 -16
5 65 123 1
-1 -1 -8
2 59 126 1
-1 -1 -8
2 59 126 0
-6 -4
40 94
0
0
0
1
1
1
1
1
1
1
0
For compatibility, except for the FIR2 AM and the autosearch sets, the FIR filter programming as used for the MSP 3410B is also possible. ADR coefficients are listed in the DRP data sheet.
Micronas
29
MSP 34x0D
6.5.4. DCO Registers For a chosen TV standard, a corresponding set of 24-bit registers determining the mixing frequencies of the quadrature mixers, has to be written into the IC. In Table 612, some examples of DCO registers are listed. It is necessary to divide them up into low part and high part. The formula for the calculation of the registers for any chosen IF frequency is as follows: INCRdec = int(f / fs 224) with: int f fS = integer function = IF frequency in MHz = sampling frequency (18.432 MHz)
PRELIMINARY DATA SHEET
Conversion of INCR into hex format and separation of the 12-bit low and high parts lead to the required register values (DCO1_HI or _LO for MSP Ch1, DCO2_HI or LO for MSP Ch2).
Table 612: DCO registers for the MSP 34x0D (reset status: DCO_HI/LO = "0000") DCO1_LO 0093hex, DCO1_HI 009Bhex ; DCO2_LO 00A3hex, DCO2_HI 00ABhex Freq. [MHz] 4.5 5.04 5.5 5.58 5.7421875 6.0 6.2 6.5 6.552 7.02 7.38 DCO_HIhex 03E8 0460 04C6 04D8 04FC 0535 0561 05A4 05B0 0618 0668 DCO_LOhex 0000 0000 038E 0000 00AA 0555 0C71 071C 0000 0000 0000 5.76 5.85 5.94 6.6 6.65 6.8 7.2 7.56 0500 0514 0528 05BA 05C5 05E7 0640 0690 0000 0000 0000 0AAA 0C71 01C7 0000 0000 Freq. [MHz] DCO_HIhex DCO_LOhex
30
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
6.6. Demodulator Read Registers: Functions and Values All registers except C_AD_BITS are 8 bits wide. They can be read out of the RAM of the MSP 34x0D. All transmissions take place in 16-bit words. The valid 8 bit data are the 8 LSBs of the received data word. To enable appropriate switching of the channel select matrix of the baseband processing part, the NICAM or FM identification parameters must be read and evaluated by the CCU. The FM identification registers are described in section 7.2. on page 39. To handle the NICAM sound and to observe the NICAM quality, at least the registers C_AD_BITS and ERROR_RATE must be read and evaluated by the CCU. Additional data bits and CIB bits, if supplied by the NICAM transmitter, can be obtained by reading the registers ADD_BITS and CIB_BITS. Observing the presence and quality of NICAM can be delegated to the MSP 3410D, if the automatic switching feature (AUTO_FM, section 6.6.1. on page 32) is applied.
Table 613: Result of Autodetection Result of Autodetect Code (Data) hex >07FF 0000 0002 0003 0008 007Ehex
Detected TV Sound Standard Note: After detection, the detected standard is set automatically according to Table 63. autodetect still active no TV sound standard was detected; select sound standard manually M Dual FM, even if only FM1 is available B/G Dual FM, even if only FM1 is available B/G FM NICAM, only if NICAM is available L_AM NICAM, whenever a 6.5-MHz carrier is detected, even if NICAM is not available. If also D/K might be possible, a decision has to be made according to the video mode: Video = SECAM_EAST
0009
CAD_BITS[0] = 0 Video = SECAM_L no more activities necessary
CAD_BITS[0] = 1
To be set by means of the short programming mode: D/K1 or D/K2 (see section 6.6.1.) D/K-NICAM (standard 00Bhex)
000A
I-FM-NICAM, even if NICAM is not available
Note: Similar as for the Demodulator Short-Programming, the Autodetection does not affect most of the parameters of the DSP section (Audio Baseband Processing): The following exceptions are to be considered: - identification mode: Autodetection resets and sets the corresponding identification mode - Prescale FM/AM and FM matrix and Deemphasis FM are undefined after Autodetection
Micronas
31
MSP 34x0D
6.6.1. Autodetection of Terrestrial TV Audio Standards By means of Autodetect, the MSP 34x0D offers a simple and fast (<0.5 s) facility to detect the actual TV audio standard. The algorithm checks for the FMMono and NICAM carriers of all common TV sound standards. The following notes must be considered when applying the Autodetect feature: 1. Since there is no way to distinguish between AM and FM carrier, a carrier detected at 6.5 MHz is interpreted as an AM carrier. If video detection results in SECAM East, the MSPD result "9" of Autodetect must be reinterpreted as "Bhex" in case of CAD_BITS[0] = 1, or as "4" or "5" by using the demodulator short programming mode. A simple decision can be made between the two D/K FM stereo standards by setting D/K1 and D/K2 using the short programming mode and checking the identification of both versions (see Table 613 on page 31). 2. During active Autodetect, no I2C transfers besides reading the autodetect result are recommended. Results exceeding 07FFhex indicate an active autodetect. 3. The results are to be understood as static information, i.e. no evaluation of FM or NICAM identification concerning the dynamic mode (stereo, bilingual, or mono) are done. 4. Before switching to Autodetect, the audio processing part should be muted. Do not forget to demute after having received the result.
PRELIMINARY DATA SHEET
Table 614: NICAM operation modes as defined by the EBU NICAM 728 specification
C4 0 0 0 C3 0 0 0 C2 0 0 1 C1 0 1 0 Operation Mode Stereo sound (NICAM A/B), independent mono sound (FM1) Two independent mono signals (NICAM A, FM1) Three independent mono channels (NICAM A, NICAM B, FM1) Data transmission only; no audio Stereo sound (NICAM A/B), FM1 carries same channel One mono signal (NICAM A). FM1 carries same channel as NICAM A Two independent mono channels (NICAM A, NICAM B). FM1 carries same channel as NICAM A Data transmission only; no audio Unimplemented sound coding option (not yet defined by EBU NICAM 728 specification)
0 1 1
0 0 0
1 0 0
1 0 1
1
0
1
0
1 x
0 1
1 x
1 x
AUTO_FM: monitor bit for the AUTO_FM Status: 0: NICAM source is NICAM 1: NICAM source is FM
6.6.2. C_AD_BITS NICAM operation mode control bits and A[2...0] of the additional data bits. Format:
MSB 11 Auto _FM ... ... 7 A[2] C_AD_BITS 0023hex 6 A[1] 5 A[0] 4 C4 3 C3 2 C2 1 C1 LSB 0 S
6.6.3. ADD_BITS [10...3] 0038hex Contains the remaining 8 of the 11 additional data bits. The additional data bits are not yet defined by the NICAM 728 system. Format:
MSB 7 6 A[9] 5 A[8] ADD_BITS 0038hex 4 A[7] 3 A[6] 2 A[5] 1 A[4] LSB 0 A[3]
Important: "S" = Bit[0] indicates correct NICAM synchronization (S=1). If S=0, the MSP 3410D has not yet synchronized correctly to frame and sequence, or has lost synchronization. The remaining read registers are therefore not valid. The MSP 3410D mutes the NICAM output automatically and tries to synchronize again as long as MODE_REG[6] is set. The operation mode is coded by C4...C1 as shown in Table 614.
A[10]
6.6.4. CIB_BITS Cib bits 1 and 2 (see NICAM 728 specifications). Format:
MSB 7 x 6 x 5 x CIB_BITS 003Ehex 4 x 3 x 2 x 1 CIB1 LSB 0 CIB2
32
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
6.6.9. AGC_GAIN It is possible to read out the actual setting of AGC_GAIN in Automatic Gain Mode. In standard applications, this register is not of interest for the customer. AGC_GAIN max. amplification (20 dB) min. amplification (3 dB) 021Ehex 0001 0100 0000 0000 14hex 00hex
6.6.5. ERROR_RATE 0057hex Average error rate of the NICAM reception in a time interval of 182 ms, which should be close to 0. The initial and maximum value of ERROR_RATE is 2047. This value is also active, if the NICAM bit of MODE_REG is not set. Since the value is achieved by filtering, a certain transition time (appr. 0.5 sec) is unavoidable. Acceptable audio may have error_rates up to a value of 700dec. Individual evaluation of this value by the CCU and an appropriate threshold may define the fallback mode from NICAM to FM/AM-Mono in case of poor NICAM reception. The bit error rate per second (BER) can be calculated by means of the following formula: BER = ERROR_RATE × 12.3 × 10-6 /s If the automatic switching feature is applied (AUTO_FM; section 6.4.2. on page 24), reading of ERROR_RATE can be omitted.
6.7. Sequences to Transmit Parameters and to Start Processing After having been switched on, the MSP has to be initialized by transmitting the parameters according to the LOAD_SEQ_1/2 (see Table 615 on page 34). The data are immediately active after transmission into the MSP. It is no longer necessary to transmit LOAD_REG_1/2 or LOAD_REG_1 as it was for MSP 34x0B. Nevertheless, transmission of LOAD_REG_1/2 or LOAD_REG_1 does no harm. For NICAM operation, the following steps listed in `NICAM_WAIT, _READ, and _CHECK' in Table 615 must be taken. For FM-Stereo operation, the evaluation of the identification signal must be performed. For a positive identification check, the MSP 3410D sound channels have to be switched corresponding to the detected operation mode.
6.6.6. CONC_CT (for compatibility with MSP 3410B) This register contains the actual number of bit errors of the previous 728-bit data frame. Evaluation of CONC_CT is no longer recommended.
6.6.7. FAWCT_IST (for compatibility with MSP 3410B) For compatibility with MSP 3410B this value equals 12 as long as NICAM quality is sufficient. It decreases to 0 if NICAM reception gets poor. Evaluation of FAWCT_IST is no longer recommended.
6.6.8. PLL_CAPS It is possible to read out the actual setting of the PLL_CAPS. In standard applications, this register is not of interest for the customer. PLL_CAPS minimum frequency nominal frequency maximum frequency 021Fhex 0111 1111 0101 0110 RESET 0000 0000 7Fhex 56hex 00hex
Micronas
33
MSP 34x0D
Table 615: Sequences to initialize and start the MSP 34x0D LOAD_SEQ_1/2: General Initialization General Programming Mode Write into MSP 34x0D: 1. AD_CV 2. FIR1 3. FIR2 4. MODE_REG 5. DCO1_LO 6. DCO1_HI 7. DCO2_LO 8. DCO2_HI AUDIO PROCESSING INIT
PRELIMINARY DATA SHEET
Demodulator Short Programming Write into MSP 34x0D: For example: Addr: 0020hex, Data 0008hex Alternatively, for terrestrial reception, the Autodetect feature can be applied.
Initialization of Audio Baseband Processing section, which may be customer-dependent (see section 7. on page 37). NICAM_WAIT: Automatic start of the NICAM Decoder if Bit[6] of MODE_REG is set to 1 1. Wait at least 0.25 s NICAM_CHECK: Read NICAM specific information and check for presence, operation mode, and quality of NICAM signal. Read out of MSP 3410D: 1. C_AD_BITS 2. CONC_CT or ERROR_RATE; if AUTO_FM is active, reading of CONC_CT or ERROR_RATE can be omitted. Evaluation of C_AD_BITS and CONC_CT or ERROR_RATE in the CCU (see section 6.6. on page 31). If necessary, switch the corresponding sound channels within the audio baseband processing section. FM_WAIT: Automatic start of the FM identification process if Bit[6] of MODE_REG is set to 0. 1. Ident Reset 2. Wait at least 0.5 s FM_IDENT_CHECK: Read FM specific information and check for presence, operation mode, and quality of dualcarrier FM. Read out of MSP 34x0D: 1. Stereo detection register (DSP register 0018hex, high part) Evaluation of the stereo detection register (see section 7.6.1. on page 50). If necessary, switch the corresponding sound channels within the audio baseband processing section. LOAD_SEQ_1: Reinitialization of Channel 1 without affecting Channel 2 Write into MSP 34x0D: 1. FIR1 2. MODE_REG 3. DCO1_LO 4. DCO1_HI (6 x 8 bit) (12 bit) (12 bit) Write into MSP 34x0D: For example: Addr: 0020hex, Data: 0003hex
PAUSE: Duration of "Pause" determines the repetition rate of the NICAM or the FM_IDENT check. Note: If downward-compatibility to the MSP 34x0B is required, the MSP 34x0D may be programmed according to the MSP 34x0B data sheet.
34
Micronas
PRELIMINARY DATA SHEET
MSP 34x0D
6.8.3. Multistandard Including System B/G with NICAM/FM-Mono and German DUAL-FM Fig. 63 shows a flow diagram for the CCU software, applied for the MSP 3410D in a TV set which supports all standards according to system B/G. For the instructions used in the diagram, please refer to Table 615. After having switched on the TV set and having initialized the MSP 3410D (LOAD_SEQ_1/2), FM-Mono sound is available. Fig. 63 shows that to check for any stereo or bilingual audio information, the TV sound standards 0008hex (B/G-NICAM) and 0003hex must simply be set alternately. If successful, the MSP 3410D must switch to the desired audio mode.
6.8. Software Proposals for Multistandard TV Sets To familiarize the reader with the programming scheme of the MSP 34x0D demodulator part, three examples in the shape of flow diagrams are shown in the following sections.
6.8.1. Multistandard Including System B/G with NICAM/FM-Mono only Fig. 61 shows a flow diagram for the CCU software, applied for the MSP 3410D in a TV set, which facilitates NICAM and FM-Mono sound. For the instructions, please refer to Table 615. If the program is changed, resulting in another program within the Scandinavian System B/G, no parameters of the MSP 3410D need be modified. To facilitate the check for NICAM, the CCU has only to continue at the 'NICAM_WAIT' instruction. During the NICAM identification process, the MSP 3410D must be switched to the FM-Mono sound.
START LOAD_SEQ_1/2 Set Sound Standard 0008hex
6.8.4. Satellite Mode Fig. 62 shows the simple flow diagram to be used for the MSP 34x0D in a satellite receiver. For FM-Mono operation, the corresponding FM carrier should preferably be processed at the MSP channel 2.
START MSP-Channel 1 FM2