Text preview for : MSP 34x1g_1ds.pdf part of MICRONAS MSP34x1G Datasheet: MSP 34x1G
Multistandard
Sound Processor Family
with Virtual Dolby Surround
Back to : MSP 34x1G.rar | Home
DATA SHEET
MICRONAS
MSP 34x1G Multistandard Sound Processor Family with Virtual Dolby Surround
Edition May 27, 2003 6251-511-1DS
MICRONAS
MSP 34x1G
Contents Page 6 7 7 8 9 10 10 10 10 11 11 11 11 13 13 13 13 13 14 14 14 15 15 15 15 15 15 15 15 16 16 16 16 16 17 17 17 17 18 18 18 19 19 20 20 Section 1. 1.1. 1.2. 1.3. 2. 2.1. 2.2. 2.2.1. 2.2.2. 2.2.3. 2.2.4. 2.2.5. 2.3. 2.4. 2.5. 2.5.1. 2.5.2. 2.5.3. 2.5.4. 2.5.5. 2.5.6. 2.5.7. 2.5.8. 2.5.8.1. 2.5.8.2. 2.5.8.3. 2.6. 2.6.1. 2.6.2. 2.6.3. 2.6.4. 2.7. 2.7.1. 2.7.2. 2.8. 2.9. 2.10. 2.11. 3. 3.1. 3.1.1. 3.1.2. 3.1.3. 3.1.4. 3.1.4.1. Title Introduction Features of the MSP 34x1G Family MSP 34x1G Version List MSP 34x1G Versions and their Application Fields Functional Description Architecture of the MSP 34x1G Family Sound IF Processing Analog Sound IF Input Demodulator: Standards and Features Preprocessing of Demodulator Signals Automatic Sound Select Manual Mode Preprocessing for SCART and I2S Input Signals Source Selection and Output Channel Matrix Audio Baseband Processing SRS WOW BBE High Definition Sound Micronas VOICE Automatic Volume Correction (AVC) Loudspeaker and Headphone Outputs Subwoofer Output Quasi-Peak Detector Micronas BASS (MB) Dynamic Amplification Adding Harmonics Micronas BASS Parameters Virtual Surround System Application Tips Sweet Spot Clipping Loudspeaker Requirements Cabinet Requirements SCART Signal Routing SCART DSP In and SCART Out Select Stand-by Mode I2S Bus Interface ADR Bus Interface Digital Control I/O Pins and Status Change Indication Clock PLL Oscillator and Crystal Specifications Control Interface I2C Bus Interface Internal Hardware Error Handling Description of CONTROL Register Protocol Description Proposals for General MSP 34x1G I2C Telegrams Symbols
DATA SHEET
2
May 27, 2003; 6251-511-1DS
Micronas
DATA SHEET
MSP 34x1G
Contents, continued Page 20 20 20 20 20 20 24 25 25 25 27 29 30 45 46 46 46 46 46 47 47 47 47 47 47 49 49 54 57 60 63 65 65 67 67 68 69 70 71 71 72 73 74 75 77 78 Section 3.1.4.2. 3.1.4.3. 3.1.4.4. 3.2. 3.3. 3.3.1. 3.3.2. 3.3.2.1. 3.3.2.2. 3.3.2.3. 3.3.2.4. 3.3.2.5. 3.3.2.6. 3.3.2.7. 3.4. 3.5. 3.5.1. 3.5.2. 3.5.3. 3.5.4. 3.5.5. 3.5.6. 3.5.7. 3.5.8. 3.5.9. 4. 4.1. 4.2. 4.3. 4.4. 4.5. 4.6. 4.6.1. 4.6.2. 4.6.2.1. 4.6.2.2. 4.6.2.3. 4.6.2.4. 4.6.3. 4.6.3.1. 4.6.3.2. 4.6.3.3. 4.6.3.4. 4.6.3.5. 4.6.3.6. 4.6.3.7. Title Write Telegrams Read Telegrams Examples Start-Up Sequence: Power-Up and I2C-Controlling MSP 34x1G Programming Interface User Registers Overview Description of User Registers STANDARD SELECT Register Refresh of STANDARD SELECT Register STANDARD RESULT Register Write Registers on I2C Subaddress 10hex Read Registers on I2C Subaddress 11hex Write Registers on I2C Subaddress 12hex Read Registers on I2C Subaddress 13hex Programming Tips Examples of Minimum Initialization Codes SCART1 Input to Loudspeaker in Stereo Sound SCART1 Input to Loudspeaker in 3D-PANORAMA Sound Noise Sequencer for 3D-PANORAMA Sound B/G-FM (A2 or NICAM) BTSC-Stereo BTSC-SAP with SAP at Loudspeaker Channel FM-Stereo Radio Automatic Standard Detection Software Flow for Interrupt driven STATUS Check Specifications Outline Dimensions Pin Connections and Short Descriptions Pin Descriptions Pin Configurations Pin Circuits Electrical Characteristics Absolute Maximum Ratings Recommended Operating Conditions General Recommended Operating Conditions Analog Input and Output Recommendations Recommendations for Analog Sound IF Input Signal Crystal Recommendations Characteristics General Characteristics Digital Inputs, Digital Outputs Reset Input and Power-Up I2C-Bus Characteristics I2S-Bus Characteristics Analog Baseband Inputs and Outputs, AGNDC Sound IF Inputs
Micronas
May 27, 2003; 6251-511-1DS
3
MSP 34x1G
Contents, continued Page 78 79 82 86 86 87 88 88 89 89 90 90 91 92 92 92 92 94 94 95 96 98 98 100 100 100 100 101 101 101 101 102 102 102 102 102 103 103 103 103 103 103 104 104 104 Section 4.6.3.8. 4.6.3.9. 4.6.3.10. 5. 5.1. 5.2. 5.3. 5.4. 5.5. 5.6. 6. 6.1. 6.2. 6.3. 6.3.1. 6.3.1.1. 6.3.1.2. 6.3.2. 6.3.3. 6.3.4. 6.3.5. 6.3.6. 6.3.7. 6.4. 6.4.1. 6.4.2. 6.4.3. 6.4.4. 6.4.5. 6.4.6. 6.4.7. 6.5. 6.5.1. 6.5.2. 6.5.3. 6.5.4. 6.5.5. 6.5.6. 6.5.7. 6.6. 6.6.1. 6.6.2. 6.7. 6.7.1. 6.7.2. Title Power Supply Rejection Analog Performance Sound Standard Dependent Characteristics Appendix A: Overview of TV-Sound Standards NICAM 728 A2-Systems BTSC-Sound System Japanese FM Stereo System (EIA-J) FM Satellite Sound FM-Stereo Radio Appendix B: Manual/Compatibility Mode Demodulator Write and Read Registers for Manual/Compatibility Mode DSP Write and Read Registers for Manual/Compatibility Mode Manual/Compatibility Mode: Description of Demodulator Write Registers Automatic Switching between NICAM and Analog Sound Function in Automatic Sound Select Mode Function in Manual Mode A2 Threshold Carrier-Mute Threshold Register AD_CV Register MODE_REG FIR-Parameter, Registers FIR1 and FIR2 DCO-Registers Manual/Compatibility Mode: Description of Demodulator Read Registers NICAM Mode Control/Additional Data Bits Register Additional Data Bits Register CIB Bits Register NICAM Error Rate Register PLL_CAPS Readback Register AGC_GAIN Readback Register Automatic Search Function for FM-Carrier Detection in Satellite Mode Manual/Compatibility Mode: Description of DSP Write Registers Additional Channel Matrix Modes Volume Modes of SCART1/2 Outputs FM Fixed Deemphasis FM Adaptive Deemphasis NICAM Deemphasis Identification Mode for A2 Stereo Systems FM DC Notch Manual/Compatibility Mode: Description of DSP Read Registers Stereo Detection Register for A2 Stereo Systems DC Level Register Demodulator Source Channels in Manual Mode Terrestric Sound Standards SAT Sound Standards
DATA SHEET
4
May 27, 2003; 6251-511-1DS
Micronas
DATA SHEET
MSP 34x1G
Contents, continued Page 104 104 106 106 107 108 108 Section 6.8. 6.9. 7. 7.1. 7.2. 8. 9. Title Exclusions of Audio Baseband Features Compatibility Restrictions to MSP 34xxD Appendix C: Application Information Phase Relationship of Analog Outputs Application Circuit Appendix D: MSP 34x1G Version History Data Sheet History
License Notice:
1)
"Dolby", "Virtual Dolby Surround" and the double-D symbol are trademarks of Dolby Laboratories.
Supply of this implementation of Dolby Technology does not convey a license nor imply a right under any patent, or any other industrial or intellectual property right of Dolby Laboratories, to use this implementation in any finished end-user or ready-to-use final product. Companies planning to use this implementation in products must obtain a license from Dolby Laboratories Licensing Corporation before designing such products.
Micronas
May 27, 2003; 6251-511-1DS
5
MSP 34x1G
Multistandard Sound Processor Family with Virtual Dolby Surround Release Note: Revision bars indicate significant changes to the previous edition.The hardware and software description in this document is valid for the MSP 34x1G version C12 and following versions.
DATA SHEET
signal conforming to the standard recommended by the Broadcast Television Systems Committee (BTSC). The DBX noise reduction, or alternatively, Micronas Noise Reduction (MNR) is performed alignment free. Other processed standards are the Japanese FM-FM multiplex standard (EIA-J) and the FM Stereo Radio standard. Current ICs have to perform adjustment procedures in order to achieve good stereo separation for BTSC and EIA-J. The MSP 34x1G has optimum stereo performance without any adjustments. All MSP 34xxG versions are pin compatible to the MSP 34xxD. Only minor modifications are necessary to adapt a MSP 34xxD controlling software to the MSP 34xxG. The MSP 34x1G further simplifies controlling software. Standard selection requires a single I2C transmission only. The MSP 34x1G has built-in automatic functions: The IC is able to detect the actual sound standard automatically (Automatic Standard Detection). Furthermore, pilot levels and identification signals can be evaluated internally with subsequent switching between mono/ stereo/bilingual; no I2C interaction is necessary (Automatic Sound Selection). The ICs are produced in submicron CMOS technology. The MSP 34x1G is available in the following packages: PSDIP64-1, PSDIP52-1/-2, PMQFP80-11, and PMQFP64-2.
1. Introduction The MSP 34x1G family of single-chip Multistandard Sound Processors covers the sound processing of all analog TV-Standards worldwide, as well as the NICAM digital sound standards. The full TV sound processing, starting with analog sound IF signal-in, down to processed analog AF-out, is performed on a single chip. Figure 11 shows a simplified functional block diagram of the MSP 34x1G. The MSP 34x1G has all functions of the MSP 34x0G with the addition of Virtual Dolby Surround. Surround sound can be reproduced to a certain extent with two loudspeakers. The MSP 34x1G includes the Micronas virtualizer 3D-PANORAMAź which has been approved by the Dolby1) Laboratories for compliance with the "Virtual Dolby Surround" technology. In addition, the MSP 34x1G includes the "PANORAMA" algorithm. These TV sound processing ICs include versions for processing the multichannel television sound (MTS)
Sound IF1 ADC Sound IF2
Demodulator
Preprocessing
Loudspeaker Sound Processing
DAC
Loudspeaker Subwoofer
Source Select
I2S1 I2S2 SCART1
Headphone Sound Processing
DAC
Headphone
Prescale
I2S DAC
SCART2 SCART3 SCART4 MONO
SCART DSP Input Select
SCART1 ADC Prescale DAC SCART Output Select SCART2
Fig. 11: Simplified functional block diagram of the MSP 34x1G
6
May 27, 2003; 6251-511-1DS
Micronas
DATA SHEET
MSP 34x1G
1.1. Features of the MSP 34x1G Family
Feature Virtual Dolby Surround Processing with 3D-PANORAMA virtualizer PANORAMA virtualizer algorithm Standard Selection with single I2C transmission Automatic Standard Detection of terrestrial TV standards/Automatic Carrier Mute function Automatic Sound Selection (mono/stereo/bilingual), new registers MODUS, STATUS Two selectable sound IF (SIF) inputs Interrupt output programmable (indicating status change) Loudspeaker / Headphone channel with volume, balance, bass, treble, loudness AVC: Automatic Volume Correction Subwoofer output with programmable low-pass and complementary high-pass filter Micronas BASS (MB) and 5-band graphic equalizer for loudspeaker channel Spatial effect for loudspeaker channel; processing of all deemphasis filtering Four Stereo SCART (line) inputs, one Mono input; two Stereo SCART outputs Complete SCART in/out switching matrix Two I S inputs; one I S output All analog Mono sound carriers including AM-SECAM L Korean FM-Stereo A2 standard All analog FM-Stereo A2 and satellite standards Simultaneous demodulation of (very) high-deviation FM-Mono and NICAM Adaptive deemphasis for satellite (Wegener-Panda, acc. to ASTRA specification) ASTRA Digital Radio (ADR) together with DRP 3510A All NICAM standards Demodulation of the BTSC multiplex signal and the SAP channel Alignment free digital DBX noise reduction for BTSC Stereo and SAP Alignment free digital Micronas Noise Reduction (MNR) for BTSC Stereo and SAP BTSC stereo separation (MSP 3421/41G also EIA-J) significantly better than spec. SAP and stereo detection for BTSC system Alignment-free Japanese standard EIA-J Demodulation of the FM-Radio multiplex signal X X X X X X X X X X X X X X X
2 2
3401 X X X X X X X X X X X X X X X X X X
3411 X X X X X X X X X X X X X X X X X X X X X X
3421 X X X X X X X X X X X X X X X X X
3441 X X X X X X X X X X X X X X X X X
3451 X X X X X X X X X X X X X X X X X X X X X X
3461 X X X X X X X X X X X X X X X X
X X
X
X X
X X
1.2. MSP 34x1G Version List
Version MSP 3401G MSP 3411G MSP 3421G MSP 3441G MSP 3451G MSP 3461G Status available available available available available available Description FM Stereo (A2) Version NICAM and FM Stereo (A2) Version NTSC Version (A2 Korea, BTSC with Micronas Noise Reduction (MNR), Japanese EIA-J system) NTSC Version (A2 Korea, BTSC with DBX noise reduction, Japanese EIA-J system) Global Version (all sound standards) Global Mono Version (all sound Standards)
Micronas
May 27, 2003; 6251-511-1DS
7
MSP 34x1G
1.3. MSP 34x1G Versions and their Application Fields Table 11 provides an overview of TV sound standards that can be processed by the MSP 34x1G family. In addition, the MSP 34x1G is able to handle the FM-Radio standard. With the MSP 34x1G, a complete
DATA SHEET
multimedia receiver covering all TV sound standards together with terrestrial/cable and satellite radio sound can be built; even ASTRA Digital Radio can be processed (with a DRP 3510A coprocessor).
Table 11: TV Stereo Sound Standards covered by the MSP 34x1G IC Family (details see Appendix A)
MSP Version 3401 TVSystem B/G 5.5/5.85 L I 6.5/5.85 6.0/6.552 6.5/6.2578125 3401 3411 6.5/6.7421875 D/K 6.5/5.7421875 3451 6.5/5.85 6.5 7.02/7.2 7.38/7.56 etc. 4.5/4.724212 3421, 3441 M/N 4.5 4.5 FM-Radio 3461 10.7 FM-Stereo (A2, D/K3) FM-Mono/NICAM (D/K, NICAM) FM-Mono FM-Stereo ASTRA Digital Radio (ADR) with DRP 3510A FM-Stereo (A2) FM-FM (EIA-J) BTSC-Stereo + SAP FM-Stereo Radio SECAM-East PAL Poland China, Hungary FM-Mono/NICAM AM-Mono/NICAM FM-Mono/NICAM FM-Stereo (A2, D/K1) FM-Stereo (A2, D/K2) PAL SECAM-L PAL SECAM-East PAL Scandinavia, Spain France UK, Hong Kong Slovak. Rep. currently no broadcast Position of Sound Carrier /MHz 5.5/5.7421875 Sound Modulation FM-Stereo (A2) Color System PAL Broadcast e.g. in: Germany
3401
Satellite
PAL
Europe Sat. ASTRA
NTSC NTSC NTSC, PAL
Korea Japan USA, Argentina USA, Europe
all Standards, but Mono demodulation only
33 34 39 MHz 4.5 9 MHz
SAW Filter Tuner Sound IF Mixer
Loudspeaker
1
Mono Vision Demodulator SCART1
2
Subwoofer
MSP 34x1G
2
Headphone
2 2 2
SCART Inputs Composite Video
SCART2 SCART3 SCART4
2
SCART1 SCART2
SCART Outputs
I2S1
ADR
I2S2
Dolby Pro Logic Processor DPL 351xA
ADR Decoder DRP 3510A
Fig. 12: Typical MSP 34x1G application
8
May 27, 2003; 6251-511-1DS
Micronas
2. Functional Description
ANA_IN1+ AGC A D ANA_IN2+ DEMODULATOR (incl. Carrier Mute) Standard Selection Deemphasis: 50/75 ”s, J17 DBX/MNR Panda1 FM/AM Automatic Sound Select
FM/AM
Prescale
(16hex)
Source Select
SCART DSP Input Select
(13hex)
SC1_IN_L SC1_IN_R SC2_IN_L SC2_IN_R SC3_IN_L SC3_IN_R SC4_IN_L SC4_IN_R MONO_IN
(41hex)
(40hex)
SCART Output Select
Micronas
May 27, 2003; 6251-511-1DS
DATA SHEET
0 1 3 4
Prescale
(0Ehex)
Stereo or A/B
Loud speaker Channel Matrix
(08hex)
Virtualizer
AVC
(29hex)
Bass/ Treble or Equalize
(02hex) (03hex)
Loudness
(04hex)
Comple mentary Spatial Balance Highpass Effects
0.5 (2Dhex) (05hex) (01hex)
D Volume
DACM_L
DACM_R MB
(00hex)
ADR-Bus Interface
Decoded Standards: - NICAM - A2 - AM - BTSC - EIA-J - SAT - FM-Radio
NICAM Deemphasis J17 Prescale
(10hex)
Stereo or A
Stereo or B
Noise Generator
Lowpass Beeper
(14hex) (2Dhex)
Level Adjust
(2C hex)
A DACM_SUB
Standard and Sound Detection
I2C Read Register
I S1 I2S_DA_IN1 I2S Interface 5
2
Headphone Channel Matrix
(09hex)
Volume Bass/ Treble
(31/32hex)
D A
Loudness
Balance
DACA_L
(33hex)
(30hex)
(06hex)
DACA_R
I S2 I2S_DA_IN2 I2S Interface Prescale
(12hex)
2
I2S Channel Matrix
(0Bhex)
I2S Interface
I2S_DA_OUT
6
Quasi-Peak Channel Matrix
(0Chex)
Quasi-Peak Detector
I2C Read Register
(19hex) (1Ahex)
A D
SCART 2 Prescale
(0Dhex)
SCART1 Channel Matrix
(0Ahex)
Volume
D SCART1_L/R A
(07hex)
SCART2 Channel Matrix
Volume
D SCART2_L/R A
SC1_OUT_L
SC1_OUT_R
MSP 34x1G
SC2_OUT_L
SC2_OUT_R
(13hex)
Fig. 21: Signal flow block diagram of the MSP 34x1G (input and output names correspond to pin names)
9
MSP 34x1G
2.1. Architecture of the MSP 34x1G Family Fig. 21 on page 9 shows a simplified block diagram of the IC. The block diagram contains all features of the MSP 3451G. Other members of the MSP 34x1G family do not have the complete set of features: The demodulator handles only a subset of the standards presented in the demodulator block; NICAM processing is only possible in the MSP 3411G and MSP 3451G.
DATA SHEET
BTSC-Mono + SAP: Detection and FM demodulation of the aural carrier resulting in the MTS/MPX signal. Detection and evaluation of the pilot carrier, detection and FM demodulation of the SAP subcarrier. Processing of DBX noise reduction or Micronas Noise Reduction (MNR). Japan Stereo: Detection and FM demodulation of the aural carrier resulting in the MPX signal. Demodulation and evaluation of the identification signal and FM demodulation of the (L-R)-carrier. FM-Satellite Sound: Demodulation of one or two FM carriers. Processing of high-deviation mono or narrow bandwidth mono, stereo, or bilingual satellite sound according to the ASTRA specification. FM-Stereo-Radio: Detection and FM demodulation of the aural carrier resulting in the MPX signal. Detection and evaluation of the pilot carrier and AM demodulation of the (L-R)-carrier. The demodulator blocks of all MSP 34x1G versions have identical user interfaces. Even completely different systems like the BTSC and NICAM systems are controlled the same way. Standards are selected by means of MSP Standard Codes. Automatic processes handle standard detection and identification without controller interaction. The key features of the MSP 34x1G demodulator blocks are Standard Selection: The controlling of the demodulator is minimized: All parameters, such as tuning frequencies or filter bandwidth, are adjusted automatically by transmitting one single value to the STANDARD SELECT register. For all standards, specific MSP standard codes are defined. Automatic Standard Detection: If the TV sound standard is unknown, the MSP 34x1G can automatically detect the actual standard, switch to that standard, and respond the actual MSP standard code. Automatic Carrier Mute: To prevent noise effects or FM identification problems in the absence of an FM carrier, the MSP 34x1G offers a configurable carrier mute feature, which is activated automatically if the TV sound standard is selected by means of the STANDARD SELECT register. If no FM carrier is detected at one of the two MSP demodulator channels, the corresponding demodulator output is muted. This is indicated in the STATUS register.
2.2. Sound IF Processing 2.2.1. Analog Sound IF Input The input pins ANA_IN1+, ANA_IN2+, and ANA_IN- offer the possibility to connect two different sound IF (SIF) sources to the MSP 34x1G. The analog-to-digital conversion of the preselected sound IF signal is done by an A/D-converter. An analog automatic gain circuit (AGC) allows a wide range of input levels. The highpass filters formed by the coupling capacitors at pins ANA_IN1+ and ANA_IN2+ see Section 7.2. "Application Circuit" on page 107 are sufficient in most cases to suppress video components. Some combinations of SAW filters and sound IF mixer ICs, however, show large picture components on their outputs. In this case, further filtering is recommended.
2.2.2. Demodulator: Standards and Features The MSP 34x1G is able to demodulate all TV-sound standards worldwide including the digital NICAM system. Depending on the MSP 34x1G version, the following demodulation modes can be performed: A2 Systems: Detection and demodulation of two separate FM carriers (FM1 and FM2), demodulation and evaluation of the identification signal of carrier FM2. NICAM Systems: Demodulation and decoding of the NICAM carrier, detection and demodulation of the analog (FM or AM) carrier. For D/K-NICAM, the FM carrier may have a maximum deviation of 384 kHz. Very high deviation FM-Mono: Detection and robust demodulation of one FM carrier with a maximum deviation of 540 kHz. BTSC-Stereo: Detection and FM demodulation of the aural carrier resulting in the MTS/MPX signal. Detection and evaluation of the pilot carrier, AM demodulation of the (L-R)-carrier and detection of the SAP subcarrier. Processing of DBX noise reduction or Micronas Noise Reduction (MNR).
10
May 27, 2003; 6251-511-1DS
Micronas
DATA SHEET
MSP 34x1G
"Stereo or A" channel: Analog or digital mono sound, stereo if available. In case of bilingual broadcast, it contains language A (on left and right). "Stereo or B" channel: Analog or digital mono sound, stereo if available. In case of bilingual broadcast, it contains language B (on left and right). Fig. 22 and Table 22 show the source channel assignment of the demodulated signals in case of Automatic Sound Select mode for all sound standards. Note: The analog primary input channel contains the signal of the mono FM/AM carrier or the L+R signal of the MPX carrier. The secondary input channel contains the signal of the 2nd FM carrier, the L-R signal of the MPX carrier, or the SAP signal.
2.2.3. Preprocessing of Demodulator Signals The NICAM signals must be processed by a deemphasis filter and adjusted in level. The analog demodulated signals must be processed by a deemphasis filter, adjusted in level, and dematrixed. The correct deemphasis filters are already selected by setting the standard in the STANDARD SELECT register. The level adjustment has to be done by means of the FM/ AM and NICAM prescale registers. The necessary dematrix function depends on the selected sound standard and the actual broadcasted sound mode (mono, stereo, or bilingual). It can be manually set by the FM Matrix Mode register or automatically by the Automatic Sound Selection.
2.2.4. Automatic Sound Select In the Automatic Sound Select mode, the dematrix function is automatically selected based on the identification information in the STATUS register. No I2C interaction is necessary when the broadcasted sound mode changes (e.g. from mono to stereo). The demodulator supports the identification check by switching between mono-compatible standards (standards that have the same FM-Mono carrier) automatically and non-audible. If B/G-FM or B/G-NICAM is selected, the MSP will switch between these standards. The same action is performed for the standards: D/K1-FM, D/K2-FM, D/K3-FM and D/K-NICAM. Switching is only done in the absence of any stereo or bilingual identification. If identification is found, the MSP keeps the detected standard. In case of high bit-error rates, the MSP 34x1G automatically falls back from digital NICAM sound to analog FM or AM mono. Table 21 summarizes all actions that take place when Automatic Sound Select is switched on.
primary channel primary channel secondary channel
FM/AM Prescale
FM/AM
0
LS Ch. Matrix Source Select
NICAM A
NICAM
Automatic Sound Select
Stereo or A/B
1
Stereo or A
3
Output-Ch. matrices must be set once to stereo.
NICAM B
Prescale
Stereo or B
4
Fig. 22: Source channel assignment of demodulated signals in Automatic Sound Select Mode
2.2.5. Manual Mode Fig. 23 shows the source channel assignment of demodulated signals in case of manual mode. If manual mode is required, more information can be found in Section 6.7. "Demodulator Source Channels in Manual Mode" on page 104.
FM/AM FM-Matrix
FM/AM 0
LS Ch. Matrix Source Select
To provide more flexibility, the Automatic Sound Select block prepares four different source channels of demodulated sound (Fig. 22). By choosing one of the four demodulator channels, the preferred sound mode can be selected for each of the output channels (loudspeaker, headphone, etc.). This is done by means of the Source Select registers. The following source channels of demodulated sound are defined: "FM/AM" channel: Analog mono sound, stereo if available. In case of NICAM, analog mono only (FM or AM mono). "Stereo or A/B" channel: Analog or digital mono sound, stereo if available. In case of bilingual broadcast, it contains both languages A (left) and B (right).
secondary channel
Prescale
NICAM A
NICAM
NICAM (Stereo or A/B) 1
Output-Ch. matrices must be set according to the standard.
NICAM B
Prescale
Fig. 23: Source channel assignment of demodulated signals in Manual Mode
2.3. Preprocessing for SCART and I2S Input Signals The SCART and I2S inputs need only be adjusted in level by means of the SCART and I2S prescale registers.
Micronas
May 27, 2003; 6251-511-1DS
11
MSP 34x1G
Table 21: Performed actions of the Automatic Sound Selection
Selected TV Sound Standard B/G-FM, D/K-FM, M-Korea, and M-Japan B/G-NICAM, L-NICAM, I-NICAM, and D/K-NICAM Performed Actions
DATA SHEET
Evaluation of the identification signal and automatic switching to mono, stereo, or bilingual. Preparing four demodulator source channels according to Table 22. Evaluation of NICAM-C-bits and automatic switching to mono, stereo, or bilingual. Preparing four demodulator source channels according to Table 22. In case of bad or no NICAM reception, the MSP switches automatically to FM/AM mono and switches back to NICAM if possible. A hysteresis prevents periodical switching.
B/G-FM, B/G-NICAM or D/K1-FM, D/K2-FM, D/K3-FM, and D/K-NICAM
Automatic searching for stereo/bilingual-identification in case of mono transmission. Automatic and nonaudible changes between Dual-FM and FM-NICAM standards while listening to the basic FM-Mono sound carrier. Example: If starting with B/G-FM-Stereo, there will be a periodical alternation to B/G-NICAM in the absence of FM-Stereo/Bilingual or NICAM-identification. Once an identification is detected, the MSP keeps the corresponding standard. Evaluation of the pilot signal and automatic switching to mono or stereo. Preparing four demodulator source channels according to Table 22. Detection of the SAP carrier. In the absence of SAP, the MSP switches to BTSC-Stereo if available. If SAP is detected, the MSP switches automatically to SAP (see Table 22).
BTSC-STEREO, FM Radio BTSC-SAP
Table 22: Sound modes for the demodulator source channels with Automatic Sound Select
Source Channels in Automatic Sound Select Mode Broadcasted Sound Standard M-Korea B/G-FM D/K-FM M-Japan Selected MSP Standard Code3) 02 03, 081) 04, 05, 07, 0B1) 30 Broadcasted Sound Mode FM/AM
(source select: 0)
Stereo or A/B
(source select: 1)
Stereo or A
(source select: 3)
Stereo or B
(source select: 4)
MONO STEREO BILINGUAL: Languages A and B
Mono Stereo Left = A Right = B analog Mono analog Mono analog Mono analog Mono Mono Stereo Mono Stereo Left = Mono Right = SAP Left = Mono Right = SAP Mono Stereo
Mono Stereo Left = A Right = B analog Mono NICAM Mono NICAM Stereo Left = NICAM A Right = NICAM B Mono Stereo Mono Stereo Left = Mono Right = SAP Left = Mono Right = SAP Mono Stereo
Mono Stereo A analog Mono NICAM Mono NICAM Stereo NICAM A Mono Stereo Mono Stereo Mono Mono Mono Stereo
Mono Stereo B analog Mono NICAM Mono NICAM Stereo NICAM B Mono Stereo Mono Stereo SAP SAP Mono Stereo
B/G-NICAM L-NICAM I-NICAM D/K-NICAM D/K-NICAM
(with high deviation FM)
08, 032) 09 0A 0B, 042), 052) 0C, 0D
NICAM not available or error rate too high MONO STEREO BILINGUAL: Languages A and B
20, 21
MONO STEREO
20 BTSC 21
MONO+SAP STEREO+SAP MONO+SAP STEREO+SAP
FM Radio
40
MONO STEREO
1) 2) 3)
The Automatic Sound Select process will automatically switch to the mono compatible analog standard. The Automatic Sound Select process will automatically switch to the mono compatible digital standard. The MSP Standard Codes are defined in Table 37 on page 24.
12
May 27, 2003; 6251-511-1DS
Micronas
DATA SHEET
MSP 34x1G
2.5.2. BBE High Definition Sound License Notice: BBE is a registered trademark of BBE Sound Inc., the BBE Logo is a trademark of BBE Sound Inc. A license from BBE Sound Inc. is required before a BBE-version of the MSP 34x1G can be purchased. BBE High Definition Sound or, also called, Sonic Maximizer technology improves the clarity of music when played back via loudspeakers. A more "life like" feeling is created by BBE. The BBE-approved Micronas implementation works in the digital domain and thus needs no external components and does not suffer from tolerances and aging effects. All MSP 34x1G are shipped without BBE except otherwise ordered. When a BBE-version of the MSP 34x1G is ordered, it carries a special marking on the chip for identification. The BBE Sonic Maximizer functionality must be enabled by writing a "license key" into the MSP 34x1G. For information on how to obtain this license key from Micronas, please contact your Micronas sales representative.
2.4. Source Selection and Output Channel Matrix The Source Selector makes it possible to distribute all source signals (one of the demodulator source channels, SCART, or I2S input) to the desired output channels (loudspeaker, headphone, etc.). All input and output signals can be processed simultaneously. Each source channel is identified by a unique source address. For each output channel, the sound mode can be set to sound A, sound B, stereo, or mono by means of the output channel matrix. If Automatic Sound Select is on, the output channel matrix can stay fixed to stereo (transparent) for demodulated signals.
2.5. Audio Baseband Processing 2.5.1. SRS WOW License Notice: SRS, SRS WOW, and the SRS Logo are trademarks of SRS Labs, Inc. A license from SRS Labs, Inc. is required before an SRS-version of the MSP 34x1G can be purchased. SRS Labs' WOW technology enlarges the sound image field and improves the bass performance of television speakers. Manufacturers can save costs by licensing WOW while utilizing smaller speakers and still provide a higher quality audio experience. WOW consists of three sections: Clarity Improvement, 3D-Audio (SRS, Sound Retrieval System), and Bass Enhancement (TruBass).
2.5.3. Micronas VOICE Micronas VOICE was developed to add the following improvements to speech signals: Increase speech signal over background noise to increase intelligibility in noisy environments Move voice to the foreground, closer to the listener, while other sounds are moved to the back Improve voices that are hard to understand, leave clear voices largely undisturbed Micronas VOICE dynamically enhances those portions of speech that are important for intelligibility while at the same time decreasing portions of the signal that disturb intelligibility. The average amplitude of the signal is not changed. According to speech theory, there are two main effects that affect the intelligibility of speech. Micronas VOICE combines both effects to achieve a maximum enhancement of intelligibility. Forward and backward masking: For intelligibility, consonants are more important than vowels, but the amplitude of consonants is much lower than that of vowels. The consonants are masked by the vowels. Therefore, the amplitude of consonants is increased and the amplitude of vowels decreased. Phonemes and formants: Most important for intelligibility are the second to fourth formants of speech. These formants are detected and increased, while other parts of the signal are decreased.
Key features of WOW include: Wider and taller sound image field Larger sweet spot Deep, rich bass tones Quality improvements to audio listening experience Improved clarity of speech All MSP 34x1G are shipped without SRS except otherwise ordered. When an SRS-version of MSP 34x1G is ordered, it carries a special marking on the chip for identification. The SRS WOW functionality must be enabled by writing a "license key" into the MSP 34x1G. For information on how to obtain this license key from Micronas, please contact your Micronas sales representative.
Micronas
May 27, 2003; 6251-511-1DS
13
MSP 34x1G
All MSP 34x1G are shipped without Micronas VOICE except otherwise ordered. When a Micronas VOICE version of the MSP 34x1G is ordered, it carries a special marking on the chip for identification. The Micronas VOICE functionality must be enabled by writing a "license key" into the MSP 34x1G. For information on how to obtain this license key from Micronas, please contact your Micronas sales representative.
DATA SHEET
2.5.5. Loudspeaker and Headphone Outputs The following baseband features are implemented in the loudspeaker and headphone output channels: bass/treble, loudness, balance, and volume. A square wave beeper can be added to the loudspeaker and headphone channel. The loudspeaker channel additionally performs: equalizer (not simultaneously with bass/treble), spatial effects, and a subwoofer crossover filter.
2.5.4. Automatic Volume Correction (AVC) Different sound sources (e.g. terrestrial channels, SAT channels, or SCART) fairly often do not have the same volume level. Advertisements during movies usually have a higher volume level than the movie itself. This results in annoying volume changes. The AVC solves this problem by equalizing the volume level. To prevent clipping, the AVC's gain decreases quickly in dynamic boost conditions. To suppress oscillation effects, the gain increases rather slowly for low level inputs. The decay time is programmable by means of the AVC register (see page 34). For input signals ranging from -24 dBr to 0 dBr, the AVC maintains a fixed output level of -18 dBr. Fig. 24 shows the AVC output level versus its input level. For prescale and volume registers set to 0 dB, a level of 0 dBr corresponds to full scale input/output. This is SCART input/output 0 dBr = 2.0 Vrms Loudspeaker output 0 dBr = 1.4 Vrms output level [dBr]
-18 -24
2.5.6. Subwoofer Output The subwoofer signal is created by combining the left and right channels directly behind the loudness block using the formula (L+R)/2. Due to the division by 2, the D/A converter will not be overloaded, even with full scale input signals. The subwoofer signal is filtered by a third-order low-pass with programmable corner frequency followed by a level adjustment. At the loudspeaker channels, a complementary high-pass filter can be switched on. Subwoofer and loudspeaker output use the same volume (Loudspeaker Volume Register).
dB 5 1 0 -5 -10 -15 -20 -25
Amplitude @dBD 0
3 2
-30
-24
-18
-12
-6
0
input level [dBr]
200 f
2000 Hz
Fig. 24: Simplified AVC characteristics
Fig. 25: Frequency response of subwoofer filter 0: sharp edge 1: medium edge 2: soft edge 3: very soft edge
14
May 27, 2003; 6251-511-1DS
Micronas
DATA SHEET
MSP 34x1G
2.5.8.2. Adding Harmonics Micronas BASS exploits the psychoacoustic phenomenon of the `missing fundamental'. Adding harmonics of the frequency components below the cutoff frequency gives the impression of actually hearing the low frequency fundamental. In other words: The listener has the impression that a loudspeaker system seems to reproduce frequencies although physically not possible.
Amplitude (db)
2.5.7. Quasi-Peak Detector The quasi-peak readout register can be used to read out the quasi-peak level of any input source. The feature is based on following filter time constants: attack time: 1.3 ms decay time: 37 ms
2.5.8. Micronas BASS (MB) The Micronas BASS system extends the frequency range of loudspeakers or headphones. After the adaption of Micronas Bass to the loudspeakers and the cabinet, further customizing of MB allows individual fine tuning of the sound. Micronas BASS is placed in the subwoofer path. For applications without a subwoofer, the enhanced bass signal can be added back onto the Left/Right channels (see Fig. 21 on page 9). MB combines two effects: dynamic amplification and adding harmonics.
Frequency MB_HP_CFRQ
Fig. 27: Adding harmonics
2.5.8.1. Dynamic Amplification Low frequency signals can be boosted while the output signal amplitude is measured. If the amplitude comes close to a definable limit, the gain is reduced automatically in dynamic Volume mode. Therefore, the system adapts to the signal amplitude which is really present at the output of the MSP device. Clipping effects are avoided.
Amplitude (db)
2.5.8.3. Micronas BASS Parameters Several parameters allow tuning the characteristics of Micronas BASS according to the TV loudspeaker, the cabinet, and personal preferences (see Table 311). For more detailed information on how to set up Micronas Bass, please refer to the corresponding application note.
2.6. Virtual Surround System Application Tips 2.6.1. Sweet Spot Good results are only obtained in a rather close area along the middle axis between the two loudspeakers: the sweet spot. Moving away from this position degrades the effect.
Signal Level Frequency MB_HP MB_LP SUBW_FREQ
MB_LIMIT
2.6.2. Clipping For the test at Dolby Labs, it is very important to have no clipping effects even with worst case signals. That is, 2 Vrms input signal may not clip. The SCART Input Prescale register has to be set to values of 19hex (25dec) or lower (see SCART Input Prescale on page 31). Test signals: sine sweep with 2 VRMS; L only, R only, L&R equal phase, L&R anti phase. Listening tests: Dolby Trailers (train trailer, city trailer, canyon trailer...)
Fig. 26: Dynamic amplification
Micronas
May 27, 2003; 6251-511-1DS
15
MSP 34x1G
2.6.3. Loudspeaker Requirements The loudspeakers used and their positioning inside the TV set will greatly influence the performance of the virtualizer. The algorithm works with the direct sound path. Reflected sound waves reduce the effect. So it's most important to have as much direct sound as possible, compared to indirect sound. To obtain the approval for a TV set, Dolby Laboratories require mounting the loudspeakers in front of the set. Loudspeakers radiating to the side of the TV set will not produce convincing effects. Good directionality of the loudspeakers towards the listener is optimal. The virtualizer was specially developed for implementation in TV sets. Even for rather small stereo TV's, sufficient sound effects can be obtained. For small sets, the loudspeaker placement should be to the side of the CRT; for large screen sets (or 16:9 sets), mounting the loudspeakers below the CRT is acceptable (large separation is preferred, low frequency speakers should be outmost to avoid cancellation effects). Using external loudspeakers with a large stereo base will not create optimal effects. The loudspeakers should be able to reproduce a wide frequency range. The most important frequency range starts from 160 Hz and ranges up to 5 kHz. Great care has to be taken with systems that use one common subwoofer: A single loudspeaker cannot reproduce virtual sound locations. The crossover frequency must be lower than 120 Hz. 2.7. SCART Signal Routing
DATA SHEET
2.7.1. SCART DSP In and SCART Out Select The SCART DSP Input Select and SCART Output Select blocks include full matrix switching facilities. To design a TV set with four pairs of SCART-inputs and two pairs of SCART-outputs, no external switching hardware is required. The switches are controlled by the ACB user register (see page 42).
2.7.2. Stand-by Mode If the MSP 34x1G is switched off by first pulling STANDBYQ low and then (after >1 ”s delay) switching off DVSUP and AVSUP, but keeping AHVSUP (`Stand-by'-mode), the SCART switches maintain their position and function. This allows the copying from SCART-input to SCART-output in the TV set's stand-by mode. In case of power on or starting from stand-by (switching on the DVSUP and AVSUP, RESETQ going high 2 ms later), all internal registers except the ACB register (page 42) are reset to the default configuration (see Table 35 on page 21). The reset position of the ACB register becomes active after the first I2C transmission into the Baseband Processing part. By transmitting the ACB register first, the reset state can be redefined.
2.6.4. Cabinet Requirements During listening tests at Dolby Laboratories, no resonances in the cabinet should occur. Good material to check for resonances are the Dolby Trailers or other dynamic sound tracks.
16
May 27, 2003; 6251-511-1DS
Micronas
DATA SHEET
MSP 34x1G
2.9. ADR Bus Interface For the ASTRA Digital Radio System (ADR), the MSP 3401G, MSP 3411G, and MSP 3451G performs preprocessing such as carrier selection and filtering. Via the 3-line ADR-bus, the resulting signals are transferred to the DRP 3510A coprocessor, where the source decoding is performed. To be prepared for an upgrade to ADR with an additional DRP board, the following lines of MSP 34x1G should be provided on a feature connector: AUD_CL_OUT I2S_DA_IN1 or I2S_DA_IN2 I2S_DA_OUT I2S_WS I2S_CL ADR_CL, ADR_WS, ADR_DA For more details, please refer to the DRP 3510A data sheet.
2.8. I2S Bus Interface The MSP 34x1G has a synchronous master/slave input/output interface running on 32 kHz. The interface accepts two formats: 1. I2S_WS changes at the word boundary 2. I2S_WS changes one I2S-clock period before the word boundaries. All I2S options are set by means of the MODUS and the I2S_CONFIGURATION registers. The I2S bus interface consists of five pins: I2S_DA_IN1, I2S_DA_IN2: I2S serial data input: 16, 18....32 bits per sample I2S_DA_OUT: I2S serial data output: 16, 18...32 bits per sample I2S_CL: I2S serial clock I2S_WS: I2S word strobe signal defines the left and right sample If the MSP 34x1G serves as the master on the I2S interface, the clock and word strobe lines are driven by the IC. In this mode, only 16 or 32 bits per sample can be selected. In slave mode, these lines are input to the IC and the MSP clock is synchronized to 576 times the I2S_WS rate (32 kHz). NICAM operation is not possible in slave mode. An I2S timing diagram is shown in Fig. 427 on page 76.
2.10. Digital Control I/O Pins and Status Change Indication The static level of the digital input/output pins D_CTR_I/O_0/1 is switchable between HIGH and LOW via the I2C-bus by means of the ACB register (see page 42). This enables the controlling of external hardware switches or other devices via I2C-bus. The digital input/output pins can be set to high impedance by means of the MODUS register (see page 27). In this mode, the pins can be used as input. The current state can be read out of the STATUS register (see page 29). Optionally, the pin D_CTR_I/O_1 can be used as an interrupt request signal to the controller, indicating any changes in the read register STATUS. This makes polling unnecessary, I2C bus interactions are reduced to a minimum (see STATUS register on page 29 and MODUS register on page 27).
2.11. Clock PLL Oscillator and Crystal Specifications The MSP 34x1G derives all internal system clocks from the 18.432-MHz oscillator. In NICAM or in I2SSlave mode, the clock is phase-locked to the corresponding source. Therefore, it is not possible to use NICAM and I2S-Slave mode at the same time. For proper performance, the MSP clock oscillator requires a 18.432-MHz crystal. Note that for the phase-locked modes (NICAM, I2S-Slave), crystals with tighter tolerance are required.
Micronas
May 27, 2003; 6251-511-1DS
17
MSP 34x1G
3. Control Interface 3.1. I2C Bus Interface The MSP 34x1G is controlled via the I2C bus slave interface. The IC is selected by transmitting one of the MSP 34x1G device addresses. In order to allow up to three MSP ICs to be connected to a single bus, an address select pin (ADR_SEL) has been implemented. With ADR_SEL pulled to high, low, or left open, the MSP 34x1G responds to different device addresses. A device address pair is defined as a write address and a read address (see Table 31). Writing is done by sending the write device address, followed by the subaddress byte, two address bytes, and two data bytes. Reading is done by sending the write device address, followed by the subaddress byte and two address bytes. Without sending a stop condition, reading of the addressed data is completed by sending the device read address and reading two bytes of data. Refer to Section 3.1.3. for the I2C bus protocol and to Section 3.4. "Programming Tips" on page 46 for proposals of MSP 34x1G I2C telegrams. See Table 32 for a list of available subaddresses. Besides the possibility of hardware reset, the MSP can also be reset by means of the RESET bit in the CONTROL register by the controller via I2C bus. Due to the architecture of the MSP 34x1G, the IC cannot react immediately to an I2C request. The typical Table 31: I2C Bus Device Addresses
ADR_SEL Mode MSP device address Low (connected to DVSS) Write 80hex Read 81hex High (connected to DVSUP) Write 84hex Read 85hex Write 88hex
DATA SHEET
response time is about 0.3 ms. If the MSP cannot accept another byte of data (e.g. while servicing an internal interrupt), it holds the clock line I2C_CL low to force the transmitter into a wait state. The I2C Bus Master must read back the clock line to detect when the MSP is ready to receive the next I2C transmission. The positions within a transmission where this may happen are indicated by 'Wait' in Section 3.1.3. The maximum wait period of the MSP during normal operation mode is less than 1 ms.
3.1.1. Internal Hardware Error Handling In case of any hardware problems (e.g. interruption of the power supply of the MSP), the MSP's wait period is extended to 1.8 ms. After this time period elapses, the MSP releases data and clock lines.
Indication and solving the error status: To indicate the error status, the remaining acknowledge bits of the actual I2C-protocol will be left high. Additionally, bit[14] of CONTROL is set to one. The MSP can then be reset via the I2C bus by transmitting the RESET condition to CONTROL.
Indication of reset: Any reset, even caused by an unstable reset line etc., is indicated in bit[15] of CONTROL. A general timing diagram of the I2C bus is shown in Fig. 426 on page 74.
Left Open Read 89hex
Table 32: I2C Bus Subaddresses
Name CONTROL WR_DEM RD_DEM WR_DSP RD_DSP Binary Value 0000 0000 0001 0000 0001 0001 0001 0010 0001 0011 Hex Value 00 10 11 12 13 Mode Read/Write Write Write Write Write Function Write: Software reset of MSP (see Table 33) Read: Hardware error status of MSP write address demodulator read address demodulator write address DSP read address DSP
18
May 27, 2003; 6251-511-1DS
Micronas
DATA SHEET
MSP 34x1G
3.1.2. Description of CONTROL Register
Table 33: CONTROL as a Write Register
Name CONTROL Subaddress 00hex Bit[15] (MSB) 1 : RESET 0 : normal Bits[14:0] 0
Table 34: CONTROL as a Read Register
Name CONTROL Subaddress 00hex %LW>@ 06% RESET status after last reading of CONTROL: 0 : no reset occured 1 : reset occured Bit>@ Internal hardware status: 0 : no error occured 1 : internal error occured BitV>@ not of interest
Reading of CONTROL will reset the bits[15,14] of CONTROL. After Power-on, bit[15] of CONTROL will be set; it must be read once to be reset.
3.1.3. Protocol Description Write to DSP or Demodulator
S Wait write device address ACK sub-addr ACK addr-byte ACK addr-byte ACK data-byte ACK data-byte ACK P high low high low
Read from DSP or Demodulator
S Wait write device address ACK sub-addr ACK addr-byte ACK addr-byte ACK S high low read device address Wait ACK data-byte- ACK data-byte NAK P high low
Write to Control Register
S Wait write device address ACK sub-addr ACK data-byte ACK data-byte ACK P high low
Read from Control Register
S Wait write device address ACK 00hex ACK S read device address Wait ACK data-byte- ACK data-byte NAK P high low
Note: S = P= ACK = NAK =
I2C-Bus Start Condition from master I2C-Bus Stop Condition from master Acknowledge-Bit: LOW on I2C_DA from slave (= MSP, light gray) or master (= controller, dark gray) Not Acknowledge-Bit: HIGH on I2C_DA from master (dark gray) to indicate `End of Read' or from MSP indicating internal error state Wait = I2C-Clock line is held low, while the MSP is processing the I2C command. This waiting time is max. 1 ms
Micronas
May 27, 2003; 6251-511-1DS
19
MSP 34x1G
DATA SHEET
I2C_DA S I2C_CL
1 0 P
Fig. 31: I2C bus protocol (MSB first; data must be stable while clock is high)
3.1.4. Proposals for General MSP 34x1G I2C Telegrams 3.1.4.1. Symbols daw dar < > aa dd write device address (80hex, 84hex or 88hex) read device address (81hex, 85hex or 89hex) Start Condition Stop Condition Address Byte Data Byte
3.2. Start-Up Sequence: Power-Up and I2C-Controlling After POWER-ON or RESET (see Fig. 425), the IC is in an inactive state. All registers are in the Reset position (see Table 35 and Table 36), the analog outputs are muted. The controller has to initialize all registers for which a non-default setting is necessary.
3.3. MSP 34x1G Programming Interface 3.3.1. User Registers Overview
3.1.4.2. Write Telegrams
write to CONTROL register write data into demodulator write data into DSP
3.1.4.3. Read Telegrams
read data from CONTROL register read data from demodulator read data from DSP
The MSP 34x1G is controlled by means of user registers. The complete list of all user registers is given in Table 35 and Table 36. The registers are partitioned into the Demodulator section (subaddress 10hex for writing, 11hex for reading) and the Baseband Processing sections (subaddress 12hex for writing, 13hex for reading). Write and read registers are 16 bit wide, whereby the MSB is denoted bit[15]. Transmissions via I2C bus have to take place in 16-bit words (two byte transfers, with the most significant byte transferred first). All write registers, except the demodulator write registers are readable. Unused parts of the 16-bit write registers must be zero. Addresses not given in this table must not be accessed. For reasons of software compatibility to the MSP 34xxD, a Manual/Compatibility Mode is available. More read and write registers together with a detailed description can be found in "Appendix B: Manual/Compatibility Mode" on page 90.
3.1.4.4. Examples
<80 <80 <80 <80 <80 <80 00 00 10 10 11 12 80 00 00 00 02 00 00> RESET MSP statically 00> Clear RESET 30 00 01> Automatic Sound Select = ON 20 00 03> Set demodulator to stand. 03hex 00 <81 dd dd> Read STATUS 08 01 20> Set loudspeaker channel
source to Stereo or A/B and Matrix to Stereo (transparent mode)
More examples of typical application protocols are listed in Section 3.4. "Programming Tips" on page 46.
20
May 27, 2003; 6251-511-1DS
Micronas
DATA SHEET
MSP 34x1G
Table 35: List of MSP 34x1G Write Registers
Write Register Address (hex) Bits Description and Adjustable Range Reset See Page
I2C Subaddress = 10hex ; Registers are not readable STANDARD SELECT MODUS I2S CONFIGURATION 00 20 00 30 00 40 [15:0] [15:0] [15:0] Initial Programming of the Demodulator Demodulator, Automatic and Configuration of I2S options I2S options 00 00 00 00 00 00 25 27 28
I2C Subaddress = 12hex ; Registers are all readable by using I2C Subaddress = 13hex Volume loudspeaker channel Volume / Mode loudspeaker channel 00 00 [15:8] [7:0] [+12 dB ... -114 dB, MUTE] 1/8 dB Steps, Reduce Volume / Tone Control / Compromise / Dynamic [0...100 / 100% and 100 / 0...100%] [-127...0 / 0 dB and 0 / -128...0 dB] [Linear / logarithmic mode] [+20 dB ... -12 dB] [+15 dB ... -12 dB] [0 dB ... +17 dB] [NORMAL, SUPER_BASS] [-100%...OFF...+100%] [SBE, SBE+PSE] [+12 dB ... -114 dB, MUTE] 1/8 dB Steps, Reduce Volume / Tone Control / Compromise / Dynamic [+12 dB ... -114 dB, MUTE] [FM/AM, NICAM, SCART, I S1, I S2] [SOUNDA, SOUNDB, STEREO, MONO...] [FM/AM, NICAM, SCART, I2S1, I2S2]
2 2
MUTE 00hex
33
Balance loudspeaker channel [L/R] Balance mode loudspeaker Bass loudspeaker channel Treble loudspeaker channel Loudness loudspeaker channel Loudness filter characteristic Spatial effect strength loudspeaker ch. Spatial effect mode/customize Volume headphone channel Volume / Mode headphone channel
00 01
[15:8] [7:0]
100%/100% linear mode 0 dB 0 dB 0 dB NORMAL OFF SBE+PSE MUTE 00hex
34
00 02 00 03 00 04
[15:8] [15:8] [15:8] [7:0]
35 36 37
00 05
[15:8] [7:0]
38
00 06
[15:8] [7:0]
33
Volume SCART1 output channel Loudspeaker source select Loudspeaker channel matrix Headphone source select Headphone channel matrix SCART1 source select SCART1 channel matrix I2S source select I2S channel matrix Quasi-peak detector source select Quasi-peak detector matrix Prescale SCART input Prescale FM/AM FM matrix Prescale NICAM Prescale I2S2 ACB : SCART Switches a. D_CTR_I/O Beeper
00 07 00 08
[15:8] [15:8] [7:0]
MUTE FM/AM SOUNDA FM/AM SOUNDA FM/AM SOUNDA FM/AM SOUNDA FM /AM SOUNDA 00hex 00hex NO_MAT 00hex 10hex 00hex 00/00hex
41 32 32 32 32 32 32 32 32 32 32 31 30 31 31 31 42 42
00 09
[15:8] [7:0]
[SOUNDA, SOUNDB, STEREO, MONO...] [FM/AM, NICAM, SCART, I2S1, I2S2] [SOUNDA, SOUNDB, STEREO, MONO...] [FM/AM, NICAM, SCART, I2S1, I2S2] [SOUNDA, SOUNDB, STEREO, MONO...] [FM/AM, NICAM, SCART, I S1, I S2] [SOUNDA, SOUNDB, STEREO, MONO...] [00hex ... 7Fhex] [00hex ... 7Fhex] [NO_MAT, GSTEREO, KSTEREO] [00hex ... 7Fhex] (MSP 3411G, MSP 3451G only) [00hex ... 7Fhex] Bits [15..0] [00hex ... 7Fhex]/[00hex ... 7Fhex]
2 2
00 0A
[15:8] [7:0]
00 0B
[15:8] [7:0]
00 0C
[15:8] [7:0]
00 0D 00 0E
[15:8] [15:8] [7:0]
00 10 00 12 00 13 00 14
[15:8] [15:8] [15:0] [15:0]
Micronas
May 27, 2003; 6251-511-1DS
21
MSP 34x1G
Table 35: List of MSP 34x1G Write Registers, continued
Write Register Prescale I2S1 Tone control mode Equalizer loudspeaker ch. band 1 Equalizer loudspeaker ch. band 2 Equalizer loudspeaker ch. band 3 Equalizer loudspeaker ch. band 4 Equalizer loudspeaker ch. band 5 Automatic Volume Correction Address (hex) 00 16 00 20 00 21 00 22 00 23 00 24 00 25 00 29 Bits [15:8] [15:8] [15:8] [15:8] [15:8] [15:8] [15:8] [15:12] [11:8] Subwoofer level adjust Subwoofer corner frequency Subwoofer characteristics Subwoofer complementary high-pass Balance headphone channel [L/R] Balance mode headphone Bass headphone channel Treble headphone channel Loudness headphone channel Loudness filter characteristic Volume SCART2 output channel SCART2 source select SCART2 channel matrix Virtual Surround OFF/ON switch Virtual Surround spatial effect strength Virtual Surround 3D effect strength Virtual Surround mode Noise generator Micronas BASS Effect Strength Micronas BASS Amplitude Limit Micronas BASS Harmonic Content Micronas BASS Low Pass Corner Frequency Micronas BASS High Pass Corner Frequency 00 48 00 49 00 4A 00 4B 00 4D 00 68 00 69 00 6A 00 6B 00 6C 00 40 00 41 00 31 00 32 00 33 00 30 00 2C 00 2D [15:8] [15:8] [7:4] [3:0] [15:8] [7:0] [15:8] [15:8] [15:8] [7:0] [15:8] [15:8] [7:0] [15:8] [15:8] [15:8] [15:0] [15:0] [15:8] [15:8] [15:8] [15:8] [15:8] Description and Adjustable Range [00hex ... 7Fhex] [Bass/Treble, Equalizer] [+12 dB ... -12 dB] [+12 dB ... -12 dB] [+12 dB ... -12 dB] [+12 dB ... -12 dB] [+12 dB ... -12 dB] [off, on] [decay time] [+12 dB ... -30 dB, mute] [50 Hz ... 400 Hz] [sharp, medium, soft, very soft] [off, on, Micronas BASS to Main] [0...100 / 100% and 100 / 0...100%] [-127...0 / 0 dB and 0 / -128...0 dB] [Linear mode / logarithmic mode] [+20 dB ... -12 dB] [+15 dB ... -12 dB] [0 dB ... +17 dB] [NORMAL, SUPER_BASS] [+12 dB ... -114 dB, MUTE] [FM, NICAM, SCART, I2S1, I2S2] [SOUNDA, SOUNDB, STEREO, MONO...] [OFF/ON] [0% - 100%] [0% - 100%] [PANORAMA/3D-PANORAMA] [OFF/ON, Noise_L, Noise_C, Noise_R, Noise_S] [0 dB ... 127 dB, off] [0 dBFS... -32 dBFS] [0% ... 100%] [50 Hz ... 300 Hz] [20 Hz ... 300 Hz]
DATA SHEET
Reset 10hex Bass/Treble 0 dB 0 dB 0 dB 0 dB 0 dB off 00hex 0 dB 00hex sharp off 100%/100% linear mode 0 dB 0 dB 0 dB NORMAL 00hex FM SOUNDA 00hex 00hex 00hex 00hex 00hex off 0 dBFS 0% 0 Hz 0 Hz
See Page 31 35 36 36 36 36 36 34
39 39 39 39 34
35 36 37
41 32 32 43 43 43 43 44 39 40 40 40 40
22
May 27, 2003; 6251-511-1DS
Micronas
DATA SHEET
MSP 34x1G
Table 36: List of MSP 34x1G Read Registers
Read Register Address (hex) Bits Description and Adjustable Range See Page
I2C Subaddress = 11hex ; Registers are not writable STANDARD RESULT STATUS 00 7E 02 00 [15:0] [15:0] Result of Automatic Standard Detection (see Table 38) Monitoring of internal settings e.g. Stereo, Mono, Mute etc. . 29 29
I2C Subaddress = 13hex ; Registers are not writable Quasi peak readout left Quasi peak readout right MSP hardware version code MSP major revision code MSP product code MSP ROM version code 00 1F 00 19 00 1A 00 1E [15:0] [15:0] [15:8] [7:0] [15:8] [7:0] [00hex ... 7FFFhex] 16 bit two's complement [00hex ... 7FFFhex] 16 bit two's complement [00hex ... FFhex] [00hex ... FFhex] [00hex ... FFhex] [00hex ... FFhex] 45 45 45 45 45 45
Micronas
May 27, 2003; 6251-511-1DS
23
MSP 34x1G
3.3.2. Description of User Registers Table 37: Standard Codes for STANDARD SELECT register
MSP Standard Code (Data in hex) TV Sound Standard Automatic Standard Detection 00 01 Starts Automatic Standard Detection and sets detected standard Standard Selection 00 02 00 03 00 04 00 05 00 06 M-Dual FM-Stereo B/G -Dual FM-Stereo1) D/K1-Dual FM-Stereo2) 4.5/4.724212 5.5/5.7421875 6.5/6.2578125 6.5/6.7421875 6.5 all Sound Carrier Frequencies in MHz
DATA SHEET
MSP 34x1G Version
3401, -11, -21, -41, -51 3401, -11, -51
D/K2-Dual FM-Stereo2) D/K -FM-Mono with HDEV33), not detectable by Automatic Standard Detection, HDEV33) SAT-Mono (i.e. Eutelsat, s. Table 618) D/K3-Dual FM-Stereo B/G -NICAM-FM L -NICAM-AM I -NICAM-FM D/K -NICAM-FM
2) 1)
00 07 00 08 00 09 00 0A 00 0B 00 0C 00 0D 00 20 00 21 00 30 00 40 00 50 00 51 00 60
1) 2) 3) 4)
6.5/5.7421875 5.5/5.85 6.5/5.85 6.0/6.552 6.5/5.85 6.5/5.85 6.5/5.85 4.5 3421, -41, -51 3411, -51
D/K -NICAM-FM with HDEV24), not detectable by Automatic Standard Detection, for China D/K -NICAM-FM with HDEV33), not detectable by Automatic Standard Detection, for China BTSC-Stereo BTSC-Mono + SAP M-EIA-J Japan Stereo FM-Stereo Radio with 75 ”s Deemphasis SAT-Mono (s. Table 618) SAT-Stereo (s. Table 618) SAT ADR (Astra Digital Radio)
4.5 10.7 6.5 7.02/7.20 6.12
3421, -41, -51 3421, -41, -51 3401, -11, -51
In case of Automatic Sound Select, the B/G-codes 3hex and 8hex are equivalent. In case of Automatic Sound Select, the D/K-codes 4hex, 5hex, 7hexand Bhex are equivalent. HDEV3: Max. FM deviation must not exceed 540 kHz HDEV2: Max. FM deviation must not exceed 360 kHz
24
May 27, 2003; 6251-511-1DS
Micronas
DATA SHEET
MSP 34x1G
3.3.2.2. Refresh of STANDARD SELECT Register A general refresh of the STANDARD SELECT register is not allowed. However, the following method enables watching the MSP 34x1G "alive" status and detection of accidental resets (only versions B6 and later): After Power-on, bit[15] of CONTROL will be set; it must be read once to enable the reset-detection feature. Reading of the CONTROL register and checking the reset indicator bit[15] . If bit[15] is "0", any refresh of the STANDARD SELECT register is not allowed. If bit[15] is "1", indicating a reset, a refresh of the STANDARD SELECT register and all other MSPG registers is required.
3.3.2.1. STANDARD SELECT Register The TV sound standard of the MSP 34x1G demodulator is determined by the STANDARD SELECT register. There are two ways to use the STANDARD SELECT register: Setting up the demodulator for a TV sound standard by sending the corresponding standard code with a single I2C bus transmission. Starting the Automatic Standard Detection for terrestrial TV standards. This is the most comfortable way to set up the demodulator. Within 0.5 s, the detection and setup of the actual TV sound standard is performed. The detected standard can be read out of the STANDARD RESULT register by the control processor. This feature is recommended for the primary setup of a TV set. Outputs should be muted during Automatic Standard Detection. The Standard Codes are listed in Table 37.
3.3.2.3. STANDARD RESULT Register Selecting a TV sound standard via the STANDARD SELECT register initializes the demodulator. This includes: AGC-settings and carrier mute, tuning frequencies, FIR-filter settings, demodulation mode (FM, AM, NICAM), deemphasis and identification mode. TV stereo sound standards that are unavailable for a specific MSP version are processed in analog mono sound of the standard. In that case, stereo or bilingual processing will not be possible. For a complete setup of the TV sound processing from analog IF input to the source selection, the transmissions as shown in Section 3.5. are necessary. For reasons of software compatibility to the MSP 34xxD, a Manual/Compatibility mode is available. A detailed description of this mode can be found on page 90. If Automatic Standard Detection is selected in the STANDARD SELECT register, status and result of the Automatic Standard Detection process can be read out of the STANDARD RESULT register. The possible results are based on the mentioned Standard Code and are listed in Table 38. In cases where no sound standard has been detected (no standard present, too much noise, strong interferers, etc.) the STANDARD RESULT register contains 00 00hex. In that case, the controller has to start further actions (for example set the standard according to a preference list or by manual input). As long as the STANDARD RESULT register contains a value greater than 07 FFhex, the Automatic Standard Detection is still active. During this period, the MODUS and STANDARD SELECT register must not be written. The STATUS register will be updated when the Automatic Standard Detection has finished. If a present sound standard is unavailable for a specific MSP-version, it detects and switches to the analog mono sound of this standard. Example: The MSPs 3421G and 3441G will detect a B/G-NICAM signal as standard 3 and will switch to the analog FMMono sound.
Micronas
May 27, 2003; 6251-511-1DS
25
MSP 34x1G
Table 38: Results of the Automatic Standard Detection
Broadcasted Sound Standard Automatic Standard Detection could not find a sound standard B/G-FM B/G-NICAM I FM-Radio M-Korea M-Japan M-BTSC STANDARD RESULT Register Read 007Ehex 0000hex
DATA SHEET
0003hex 0008hex 000Ahex 0040hex 0002hex (if MODUS[14,13]=00) 0020hex (if MODUS[14,13]=01) 0030hex (if MODUS[14,13]=10)
L-AM D/K1 D/K2 D/K3 L-NICAM D/K-NICAM Automatic Standard Detection still active
0009hex (if MODUS[12]=0) 0004hex (if MODUS[12]=1) 0009hex (if MODUS[12]=0) 000Bhex (if MODUS[12]=1) >07FFhex
26
May 27, 2003; 6251-511-1DS
Micronas
DATA SHEET
MSP 34x1G
3.3.2.4. Write Registers on I2C Subaddress 10hex Table 39: Write Registers on I2C Subaddress 10hex Register Address 00 20hex Function STANDARD SELECTION Register Defines TV Sound or FM-Radio Standard bit[15:0] 00 01hex 00 02hex ... 00 60hex start Automatic Standard Detection Standard Codes (see Table 37) Name STANDARD_SEL
00 30hex
MODUS Register Preference in Automatic Standard Detection: bit[15] bit[14:13] 0 1 2 3 bit[12] 0 1 0 undefined, must be 0 detected 4.5 MHz carrier is interpreted as:1) standard M (Korea) standard M (BTSC) standard M (Japan) chroma carrier (M/N standards are ignored) detected 6.5 MHz carrier is interpreted as:1) standard L (SECAM) standard D/K1, D/K2, D/K3, or D/K NICAM
MODUS
General MSP 34x1G Options bit[11:9] bit[8] bit[7] bit[6] 0 1 bit[5] bit[4] bit[3] 0 0/1 0/1 0 0/1 0/1 undefined, must be 0 ANA_IN1+/ANA_IN2+; select analog sound IF input pin active/tristate state of audio clock output pin AUD_CL_OUT I2S word strobe alignment WS changes at data word boundary WS changes one clock cycle in advance master/slave mode of I2S interface (must be set to 0 (= Master) in case of NICAM mode) active/tristate state of I2S output pins state of digital output pins D_CTR_I/O_0 and _1 active: D_CTR_I/O_0 and _1 are output pins (can be set by means of the ACB register. see also: MODUS[1]) tristate: D_CTR_I/O_0 and _1 are input pins (level can be read out of STATUS[4,3]) undefined, must be 0 disable/enable STATUS change indication by means of the digital I/O pin D_CTR_I/O_1 Necessary condition: MODUS[3] = 0 (active) off/on: Automatic Sound Select
1 bit[2] bit[1] 0 0/1
bit[0]
1)
0/1
Valid at the next start of Automatic Standard Detection.
Micronas
May 27, 2003; 6251-511-1DS
27
MSP 34x1G
Table 39: Write Registers on I2C Subaddress 10hex, continued Register Address 00 40hex Function I2S CONFIGURATION Register bit[15:1] bit[0] 0 1 0 not used, must be set to "0" I2S_CL frequency and I2S data sample length for master mode 2 x 16 bit (1.024 MHz) 2 x 32 bit (2.048 MHz) Name
DATA SHEET
I2S_CONFIG
28
May 27, 2003; 6251-511-1DS
Micronas
DATA SHEET
MSP 34x1G
3.3.2.5. Read Registers on I2C Subaddress 11hex Table 310: Read Registers on I2C Subaddress 11hex Register Address 00 7Ehex Function STANDARD RESULT Register Readback of the detected TV Sound or FM-Radio Standard bit[15:0] 00 00hex Automatic Standard Detection could not find a sound standard MSP Standard Codes (see Table 38) Name STANDARD_RES
00 02hex ... 00 40hex >07 FFhex Automatic Standard Detection still active 02 00hex STATUS Register
STATUS
Contains all user relevant internal information about the status of the MSP bit[15:10] bit[8] 0/1 undefined "1" indicates bilingual sound mode or SAP present (internally evaluated from received analog or digital identification signals) "1" indicates independent mono sound (only for NICAM) mono/stereo indication (internally evaluated from received analog or digital identification signals) analog sound standard (FM or AM) active this pattern will not occur digital sound (NICAM) available bad reception condition of digital sound (NICAM) due to: a. high error rate b. unimplemented sound code c. data transmission only low/high level of digital I/O pin D_CTR_I/O_1 low/high level of digital I/O pin D_CTR_I/O_0 detected secondary carrier (2nd A2 or SAP sub-carrier) no secondary carrier detected detected primary carrier (Mono or MPX carrier) no primary carrier detected undefined
bit[7] bit[6]
0/1 0/1
bit[5,9]
00 01 10 11
bit[4]