Text preview for : 4048.pdf part of ST 4048 MULTIFUNCTION EXPANDABLE 8-INPUT GATE
Back to : 4048.pdf | Home
HCF4048B
MULTIFUNCTION EXPANDABLE 8-INPUT GATE
s s
s
s
s s
s s
THREE STATE OUTPUT MULTIPLE LOGIC FUNCTIONS AVAILABLE IN ONE PACKAGE STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT SPECIFIED UP TO 20V 5V, 10V AND 15V PARAMETRIC RATINGS INPUT LEAKAGE CURRENT II = 100nA (MAX) AT VDD = 18V TA = 25°C 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"
DIP
SOP
ORDER CODES
PACKAGE DIP SOP TUBE HCF4048BEY HCF4048BM1 T&R HCF4048M013TR
DESCRIPTION HCF4048B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. HCF4048B is an 8-input gate having four control inputs. Three binary control inputs Ka, Kb, and Kc provide the implementation of eight different logic functions. These functions are OR, NOR, AND, NAND, OR/AND, OR/NAND, AND/OR and AND/ NOR. A fourth control input Kd provides the user with a 3 state output. When control input Kd is high
the output is either a logic 1 or a logic 0 depending on the inner states. When control input Kd is low, the output is an open circuit. This feature enables the user to connect this device to a common bus line. In addition to the eight input lines, an EXPAND input is provided that permits the user to increase the number of inputs to one HCF4048B. For example, two HCF4048Bs can be cascaded to provide a 16 input multifunction gate. When the EXPAND input is not used, it should be connected to VSS.
PIN CONNECTION
September 2002
1/9
HCF4048B
INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN No 14, 13, 12, 11 6, 5, 4, 3 10, 7, 9 2 1 15 8 16 SYMBOL A, B, C, D E, F, G, H Ka, Kb, Kc Kd J EXPAND VSS VDD NAME AND FUNCTION Data Inputs Data Inputs Function Control Inputs 3-State Control Inputs Data Output Expand Input Negative Supply Voltage Positive Supply Voltage
FUNCTIONAL DIAGRAM
TRUTH TABLE
Output Function NOR OR OR/AND OR/NAND AND NAND AND/NOR AND/OR Boolean Expression J=A+B+C+D+E+F+G+H J=A+B+C+D+E+F+G+H J = (A + B + C + D) · (E + F + G + H) J = (A + B + C + D) · (E + F + G + H) J = ABCDEFGH J = ABCDEFGH J = ABCD + EFGH J = ABCD + EFGH Ka 0 0 0 0 1 1 1 1 Kb 0 0 1 1 0 0 1 1 Kc 0 1 0 1 0 1 0 1 Unused Input VSS VSS VSS VSS VDD VDD VDD VDD
Kd = 1 - NORMAL INVERTER ACTION Kd = 0 - HIGH IMPEDANCE OUTPUT
2/9
HCF4048B
LOGIC DIAGRAM
ABSOLUTE MAXIMUM RATINGS
Symbol VDD VI II PD Top Tstg Supply Voltage DC Input Voltage DC Input Current Power Dissipation per Package Power Dissipation per Output Transistor Operating Temperature Storage Temperature Parameter Value -0.5 to +22 -0.5 to VDD + 0.5 ± 10 200 100 -55 to +125 -65 to +150 Unit V V mA mW mW °C °C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All voltage values are referred to VSS pin voltage.
RECOMMENDED OPERATING CONDITIONS
Symbol VDD VI Top Supply Voltage Input Voltage Operating Temperature Parameter Value 3 to 20 0 to VDD -55 to 125 Unit V V °C
3/9
HCF4048B
DC SPECIFICATIONS
Test Condition Symbol Parameter VI (V) 0/5 0/10 0/15 0/20 0/5 0/10 0/15 5/0 10/0 15/0 0.5/4.5 1/9 1.5/13.5 4.5/0.5 9/1 13.5/1.5 2.5 4.6 9.5 13.5 0.4 0.5 1.5 VO (V) |IO| VDD (µA) (V) 5 10 15 20 5 10 15 5 10 15 5 10 15 5 10 15 5 5 10 15 5 10 15 18 18 TA = 25°C Min. Typ. 0.01 0.01 0.01 0.02 4.95 9.95 14.95 0.05 0.05 0.05 3.5 7 11 1.5 3 4 -1.36 -0.44 -1.1 -3.0 0.44 1.1 3.0 -3.2 -1 -2.6 -6.8 1 2.6 6.8 ±10-5 ±10-4 5 -1.15 -0.36 -0.9 -2.4 0.36 0.9 2.4 3.5 7 11 1.5 3 4 -1.1 -0.36 -0.9 -2.4 0.36 0.9 2.4 Max. 0.25 0.5 1 5 4.95 9.95 14.95 0.05 0.05 0.05 3.5 7 11 1.5 3 4 Value -40 to 85°C Min. Max. 7.5 15 30 150 4.95 9.95 14.95 0.05 0.05 0.05 -55 to 125°C Min. Max. 7.5 15 30 150 Unit
IL
Quiescent Current
µA
VOH
High Level Output Voltage Low Level Output Voltage High Level Input Voltage Low Level Input Voltage Output Drive Current
VOL
VIH
VIL
IOH
IOL
Output Sink Current Input Leakage Current 3-State Output Current Input Capacitance
0/5 0/5 0/10 0/15 0/5 0/10 0/15 0/18 0/18
<1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1
V
V
V
V
mA
mA
II
Any Input Any Input Any Input
±0.1 ±0.4
7.5
±1 ±1
±1 ±12
µA µA
pF
IOZ CI
The Noise Margin for both "1" and "0" level is: 1V min. with VDD =5V, 2V min. with VDD=10V, 2.5V min. with VDD=15V
4/9
HCF4048B
DYNAMIC ELECTRICAL CHARACTERISTICS (Tamb = 25°C, CL = 50pF, RL = 200K, tr = tf = 20 ns)
Test Condition Symbol Parameter VDD (V) 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 Min. Value (*) Typ. 300 150 120 225 85 55 140 50 40 190 90 65 80 35 25 100 50 40 5 Max. 600 300 240 450 170 110 280 100 80 380 180 130 160 70 50 200 100 80 10 ns Unit
tPHL tPLH Propagation Delay Time Inputs to Output and Ka to Output Propagation Delay Time Kb to Output Propagation Delay Time Kc to Output Propagation Delay Time EXPAND Input to Output tPHZ, tPLZ 3 - State Propagation tPZH, tPZL Delay Time Kd to Output tTLH tTHL Output Transition Time
ns
ns
ns
RL = 1K
ns
ns pF
3-State Output Capacitance
(*) Typical temperature coefficient for all VDD value is 0.3 %/°C.
TEST CIRCUIT
TEST tPLH, tPHL tPZL, tPLZ tPZH, tPHZ
CL = 50pF or equivalent (includes jig and probe capacitance) RL = 200K RT = ZOUT of pulse generator (typically 50)
SWITCH Open VDD VSS
5/9
HCF4048B
WAVEFORM 1 : PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)
WAVEFORM 2 : OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)
6/9
HCF4048B
Plastic DIP-16 (0.25) MECHANICAL DATA
mm. DIM. MIN. a1 B b b1 D E e e3 F I L Z 3.3 1.27 8.5 2.54 17.78 7.1 5.1 0.130 0.050 0.51 0.77 0.5 0.25 20 0.335 0.100 0.700 0.280 0.201 1.65 TYP MAX. MIN. 0.020 0.030 0.020 0.010 0.787 0.065 TYP. MAX. inch
P001C
7/9
HCF4048B
SO-16 MECHANICAL DATA
DIM. A a1 a2 b b1 C c1 D E e e3 F G L M S 3.8 4.6 0.5 9.8 5.8 1.27 8.89 4.0 5.3 1.27 0.62 8 ° (max.) 0.149 0.181 0.019 10 6.2 0.35 0.19 0.5 45° (typ.) 0.385 0.228 0.050 0.350 0.157 0.208 0.050 0.024 0.393 0.244 0.1 mm. MIN. TYP MAX. 1.75 0.2 1.65 0.46 0.25 0.013 0.007 0.019 0.003 MIN. inch TYP. MAX. 0.068 0.007 0.064 0.018 0.010
PO13H
8/9
HCF4048B
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. © The ST logo is a registered trademark of STMicroelectronics © 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com
9/9