TDA8138.pdf part of SGS TDA8138 TDA8138.pdf, 5.1V +12V REGULATOR WITH DISABLE AND RESET text manual preview

Text preview for : TDA8138.pdf part of SGS TDA8138 5.1V +12V REGULATOR WITH DISABLE AND RESET

Back to : TDA8138.pdf | Home

TDA8138
5.1V +12V REGULATOR WITH DISABLE AND RESET

. . . . . . . . .

OUTPUT CURRENTS UP TO 1A FIXED PRECISION OUTPUT 1 VOLTAGE 5.1V +/- 2% FIXED PRECISION OUTPUT 2 VOLTAGE 12V +/- 2% OUTPUT 1 WITH RESET FACILITY OUTPUT 2 WITH DISABLE BY TTL INPUT SHORT CIRCUIT PROTECTION AT BOTH OUTPUTS THERMAL PROTECTION LOW DROP OUTPUT VOLTAGE AVAILABLE ALSO IN HEPTAWATT PACKAGE IN TWO VERSIONS : TDA8138A (DISABLE ONLY), TDA8138B (RESET ONLY)

SIP9 (Plastic Package) ORDER CODE : TDA8138

DESCRIPTION The TDA8138 is a monolithic dual positive voltage regulator designed to provide fixed precision output voltages of 5.1V and 12V at currents up to 1A. An internal reset circuit generates a reset pulse when the output 1 decrease below the regulated voltage value (for TDA8138 and TDA8138B). Output 2 can be disabled by TTL input (for TDA8138 and TDA8138A). Short circuit and thermal protections are included in all the versions. PIN CONNECTIONS

HEPTAWAT (Plastic Package) ORDER CODE : TDA8138A / TDA8138B

SIP9
9 8 7 6 5 4 3 2 1 Tab. connected to Pin 5 OUTPUT 1 OUTPUT 2 N.C. RESET GROUND DISABLE DEL. CAP. INPUT 2 INPUT 1

HEPTAWATT
7 6 5 4 3 2 1 Tab. connected to Pin 4 OUTPUT1 OUTPUT2 N.C. FOR TDA8138A RESET FOR TDA8138B GROUND DISABLEFOR TDA8138A DEL. CAPA FOR TDA8138B
8138-01A.EPS - 8138-01B.EPS

INPUT 2 INPUT 1

May 1993

1/6

TDA8138
BLOCK DIAGRAM (SIP9 package)
IN 1 1 IN 2 2

REFERENCE

OUT 1

9

OUT 1

6
PROTECTION
RESET

RESET

3 DELAY CAPACITOR DISABLE 4
DISABLE OUT 2

8

OUT 2

TDA8138
8138-02.EPS

5

ABSOLUTE MAXIMUM RATINGS
Symbol VIN VDIS VRST IO1, 2 Pt Tstg Tj DC Input Voltage Pin 1 Disable Input Voltage Pin 3 (Heptawatt) or Pin 4 (SIP9) Output Voltage at Pin 6 (SIP9) or Pin 5 (Heptawatt) Output Currents Power Dissipation Storage Temperature Junction Temperature Parameter Value 20 20 20 Internally Limited -65 to +150 0 to +150
o o

Unit V V V

C C

THERMAL DATA
Symbol Rth (j-c) Rth (j-a) Tj Parameter Maximum Thermal Resistance Junction-case for SIP9 Maximum Thermal Resistance Junction-case for Heptawatt Maximum Thermal Resistance Junction-ambient for SIP9 Maximum Recommended Junction Temperature Value 8 3 60 130 Unit
o C/W o o

C/W
o

C

2/6

8138-02.TBL

C/W

8138-01.TBL

Internally Limited

TDA8138

ELECTRICAL CHRACTERISTICS (VIN1 = 7V, VIN2 = 14V, Tj = 25oC, unless otherwise specified)
Symbol VO1 VO2 VO1 VO2 VIO1,2 VO1,2LI Output Voltage Output Voltage Output Voltage Output Voltage Dropout Voltage Line Regulation Parameter Test Conditions IO1 = 10mA IO2 = 10mA 7V < VIN1 < 14V 14 < VIN2 < 18V 5mA < IO1,2 < 750mA IO1,2 = 750mA IO1,2 = 1A 7V < VIN1 < 14V 14 < VIN2 < 18V IO1,2 = 200mA 5mA < IO1 < 0.6A 5mA < IO2 < 0.6A IO1 = 10mA Output 2 Disabled K = VO1 See circuit description Ce = 100nF See circuit description I5 = 5mA V5 = 10V Tj = 0 to 125oC VO 106 KO = T VO VIN1 = 7V, VIN2 = 14V VIN1,2 = 16V (see Note) 2 0.8 0V < VDIS < 7V -100 145 2 100 K - 0.4 20 K0.25 50 25 0.4 10 Min. 5 11.76 4.9 11.5 Typ. 5.1 12 Max. 5.2 12.24 5.3 12.5 1.4 2 50 120 100 250 2 K - 0.1 75 Unit V V V V V V mV mV mV mV mA V mV ms V 渙 ppm/oC

VO1,2LO IQ VO1RST VRTH tRD VRL IRH KO1,2

Load Regulation Quiescent Current Reset Thrseshold Voltage Reset Thrseshold Hysteresis Reset Pulse Delay Saturation Voltage in Reset Condition Leakage Current in Normal Condition (at Pin 6 for SIP9 or Pin 5 for Heptawatt) Output Voltage Thermal Drift

IO1,2SC VDISH VDISL IDIS Tjsd

Short Circuit Output Current Disable Voltage High (out 2 active) Disable Voltage Low (out 2 disabled) Disable Bias Current Junction Temperature for Thermal Shut Down

1.6 1

A A V V
o

C

Note : Safe permanent short-circuit is only guaranteed for input voltages up to 16V.

CIRCUIT DESCRIPTION The TDA8138 is a dual voltage regulator with Reset and Disable (TD8138A : Disable only, TDA8138B : Reset only). The two regulation parts are supplied from one voltage reference circuit trimmed by zener zap during EWS test. Since the supply voltage of this last is connected at Pin 1 (VIN1), the regulator 2 will not work if Pin 1 is not supplied. The outputs stage have been realized in darlington configuration with a drop typical 1.2V. The disable circuit, switch-off the output 2 if a voltage lower than 0.8V is applied at Pin 3 (Heptawatt) or Pin 4 (SIP9) The Reset circuit checks the voltage at the output 1. If this one goes below VOUT - 0.25V (4.85V typ.), the comparator "a" (see Figure 1) discharges rapidly the capacitor Ce and the reset output goes at once Low. When the voltage at the out1 rises above VOUT - 0.2V (4.9V typ.), the voltage VCe increases linearly to 2.5V corresponding to a delay Ce 2.5V (see Figure 2), td following the law : t1 = 10渙 then the reset output goes high again. To avoid gliches in the reset output, the second comparator "b" has a large hysteresis (1.9V).

3/6

8138-03.TBL

渙

TDA8138
Figure 1

10渙 REF 2.5V OUT 1 9 a 50 3 REG Ce b RESET 6

+ -

+

2.5V 0.6V

Figure 2

5.1V 4.9V 4.85V Vout LOW

RESET

TD

TD

TYPICAL APPLICATION (SIP9 package)
RESET Ce
6 3 9

0.1湩

V IN1 V IN2 C1 C2

1

V O1 V O2 C3 C4

TDA8138
2 5 4 8

C1 to C4 = 10 湩

4/6

8138-05.EPS

DISABLE

8138-04.EPS

8138-03.EPS

TDA8138
PACKAGE MECHANICAL DATA 9 PINS - PLASTIC HEPTAWATT
L L1
M1 A C D1 E

L2 L3

L5

H3

Dia.
F1 F
PM-HEPTV.EPS

L6

Dimensions A C D D1 E F F1 G G1 G2 H2 H3 L L1 L2 L3 L5 L6 L7 M M1 Dia.

Min.

Millimeters Typ.

H2

L7

G1

2.4 1.2 0.35 0.6 2.41 4.91 7.49 10.05 16.97 14.92 21.54 22.62 2.6 15.1 6 2.8 5.08 3.65 2.54 5.08 7.62

Max. 4.8 1.37 2.8 1.35 0.55 08 0.9 2.67 5.21 7.8 10.4 10.4

Min.

Inches Typ.

G2

G

M

D

0.094 0.047 0.014 0.024 0.095 0.193 0.295 0.396 0.668 0.587 0.848 0.891 0.100 0.200 0.300

Max. 0.189 0.054 0.110 0.053 0.022 0.031 0.035 0.105 0.205 0.307 0.409 0.409

3 15.8 6.6

0.102 0.594 0.236 0.110 0.200

0.118 0.622 0.260
HEPTV.TBL

3.85

0.144

0.152

5/6

TDA8138
PACKAGE MECHANICAL DATA 9 PINS - PLASTIC SIP
L3

D

C c2

L1

N M
d1
9

L2

a1

1

L

b1 b3 e3 B
PM-SIP9.EPS

e

A

c1

Dimensions A a1 B b1 b3 C c1 c2 D d1 e e3 L L1 L2 L3 M

Min. 2.7

Millimeters Typ.

Max. 7.1 3 24.8 1.6

Min. 0.106

Inches Typ.

Max. 0.280 0.118 0.976 0.063

0.5 0.85 3.3 0.43 1.32 21.2 14.5 2.54 20.32 3.1 3 17.6 0.25 3.2 0.122 0.033

0.020 0.130 0.017 0.052 0.835 0.571 0.100 0.800 0.118 0.693 0.126
SIP9.TBL

0.010

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics. � 1994 SGS-THOMSON Microelectronics - All Rights Reserved Purchase of I2C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I2C Patent. Rights to use these components in a I2C system, is granted provided that the system conforms to the I2C Standard Specifications as defined by Philips. SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

6/6