Text preview for : toshiba_satellite_c660d_compal_la-6849p_r1.0_sch.pdf part of TOSHIBA satellite c660d compal la-6849p r1.0 sch TOSHIBA Laptop SATELLITE C660D COMPAL LA-6849P R1.0 toshiba_satellite_c660d_compal_la-6849p_r1.0_sch.pdf
Back to : toshiba_satellite_c660d_c | Home
A B C D E
1 1
Compal confidential
2
Brazos-Delhi 10AB 2
PWWBE LA-6849P Schematics Document
Mobile AMD APU ZACATE-FT1 + FCH Hudson-M1
3 3
2010-11-22 Rev. 1.0
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2010-09-09 Deciphered Date 2010-09-09 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
SCHEMATICS, MB A6849
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom 4019BA B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Monday, December 06, 2010 Sheet 1 of 38
A B C D E
A B C D E
Compal Confidential
Model Name : PWWBE
Memory BUS(DDRIII)
Single Channel 200pin DDRIII-SO-DIMM X2
File Name : LA-6849P AMD Zacate APU page 9,10
BANK 0, 1, 2, 3
1.5V DDRIII 1066/1333MHZ
1 1
LVDS FT1
Fan Control page 17 BGA 413-Ball RTL8105E 10/100M
page 5 PCIe 1x
19mm x 19mm LAN PCIe port 2 RJ45
page 19
page 19
page 5,6,7,8
CRT page 16
PCIe 1x
WLAN
PCIe port3
page 18
x4 UMI Gen. 1
2.5GT/s per lane
2 2
Hudson M1
BT Combo IO/B-- USB Right BGA 605-Ball
USB port 6 USB port 0,1 23mm x 23mm
page 18 page 18
USB
Card Reader 5V 480MHz SATA port 0
Int. Camera
USB port7 USB port 5 SATA HDD
page 20 page 17 5V 1.5GHz(150MB/s) page 18
SATA port 1 SATA ODD
5V 1.5GHz(150MB/s) page 18
page 11,12,13,14,15
3 3
RTC CKT. SPI ROM
page 24
Power On/Off CKT.
page 30
Power/B
page 25
DC/DC Interface CKT.
3.3V 33 MHz
HD Audio 3.3V/1.5V 24MHz
LPC BUS
page 26
HDA Codec
Power Circuit DC/DC ALC259
page 21
page 27,28,29,30,31 Debug Port ENE KB926 E0
32,33,34,35 page 24 page 23
Int.
4 MIC CONN MIC CONN HP CONN SPK CONN 4
page 17 page 22 page 22 page 22
Touch Pad Int.KBD EC ROM
page 25 page 24 page 24
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2010-09-09 Deciphered Date 2010-09-09 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
SCHEMATICS, MB A6849
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom 4019BA B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Monday, December 06, 2010 Sheet 2 of 38
A B C D E
5 4 3 2 1
DESIGN CURRENT 0.1A +3VL
DESIGN CURRENT 0.1A +5VL
B+
RT8205EGQW DESIGN CURRENT 1A +3VALW
DESIGN CURRENT 3.5A +5VALW
D D
SUSP
N-CHANNEL DESIGN CURRENT 2A +5VS
SI4800
WOL_EN#
P-CHANNEL DESIGN CURRENT 330mA +3V_LAN
AO-3413
SUSP
DESIGN CURRENT 1.5A +3VS
N-CHANNEL
SI4800
ENVDD
P-CHANNEL DESIGN CURRENT 1A +LCD_VDD
AO-3413
C C
DESIGN CURRENT 300mA +2.5VS
APL5508
PWWAE LC-Marseille AMD
SUSP#
DESIGN CURRENT 2.5A +1.8VS
MP2121DQ
POK
DESIGN CURRENT 0.3A +1.1VALW
RT8209BGQW
VLDT_EN#
N-CHANNEL DESIGN CURRENT 3.5A +1.1VS
IRF8113
VLDT_EN#
N-CHANNEL DESIGN CURRENT 6A +NB_CORE
VR_ON
IRF8113
B DESIGN CURRENT 18A B
+CPU_CORE0
DESIGN CURRENT 18A +CPU_CORE1
ISL6265A
DESIGN CURRENT 4A +VDDNB
SYSON
DESIGN CURRENT 5A +1.5V
RT8209BGQW SUSP
N-CHANNEL DESIGN CURRENT 1A +1.5VS
IRF8113
SUSP
DESIGN CURRENT 1A +0.75VS
APL5331KAC
VR_ON#
DESIGN CURRENT 1.5A +1.05VS
A A
APL5331KAC
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2010-09-09 Deciphered Date 2010-09-09 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
SCHEMATICS, MB A6849
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom 4019BA B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Monday, December 06, 2010 Sheet 3 of 38
5 4 3 2 1
A B C D E
Voltage Rails
O : ON
X : OFF
1
+5VS 1
power
plane +3VS
+1.8VS
+1.5VS
+1.1VS Platform CPU SB VGA EC Comment
+B +5VALW
+1.05VS APU FT1 FCH M1 NA KB926
+3VL +3VALW +1.5V Brazos
+0.75VS
+5VL +1.1VALW
State +AGP_CORE
+RTCVCC
+APU_VDDNB
@ : just reserve , no build
CONN@ : just reserve for Connector only
S0 8105E_VC@: just reserve for 10/100 LAN VC version only
O O O O
8105E_VB@: just reserve for 10/100 LAN VBversion only
S1 HDT@:just reserve for JHDT connector
O O O O
2 E240@ : AMD E240 1.5Ghz CPU only 2
S3 E350@ : AMD E350 1.6Ghz CPU only
O O O X
S5 S4/AC
O O X X
S5 S4/ Battery only
O X X X
S5 S4/AC & Battery
don't exist X X X X
SMBUS Control Table
3 3
SOURCE BATT SODIMM CRT LCD
DDC WLAN DDC APU
I / II
FCH SM Bus0 address FCH SM Bus1 address ROM ROM
EC_SMB_CK1
Power Device HEX Address Power Device HEX Address KB926
EC_SMB_DA1 V
+3VS DDR SO-DIMM 0 A0 H 1010 0000 b
EC_SMB_CK2
+3VS DDR SO-DIMM 1 A4 H 1010 0100 b KB926
EC_SMB_DA2 V
LCD_EDID_CLK
APU FT1
LCD_EDID_DATA V
D_DDCCLK
APU FT1
EC SM Bus1 address EC SM Bus2 address D_DDCDATA V
FCH_SMCLK0
FCH M1
Power Device HEX Address Power Device HEX Address FCH_SMDAT0 V
+3VL Smart Battery 16H 0001 011X b FCH_SMCLK1
FCH M1
FCH_SMDAT1 V
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2010-09-09 Deciphered Date 2010-09-09 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
SCHEMATICS, MB A6849
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom 4019BA B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Monday, December 06, 2010 Sheet 4 of 38
A B C D E
A B C D E
1 1
U1A
AA6 P_GPP_RXP0 P_GPP_TXP0 AB6
Y6 P_GPP_RXN0 P_GPP_TXN0 AC6
AB4 AB3
PCIE I/F
P_GPP_RXP1 P_GPP_TXP1
AC4 P_GPP_RXN1 P_GPP_TXN1 AC3
PCIE_ITX_PRX_P2 0.1U_0402_25V6
LAN
19 PCIE_PTX_C_IRX_P2 AA1 P_GPP_RXP2 P_GPP_TXP2 Y1 2 1 C1264 PCIE_ITX_C_PRX_P2 19
AA2 Y2 PCIE_ITX_PRX_N2 0.1U_0402_25V6 2 1 C1265
19 PCIE_PTX_C_IRX_N2 P_GPP_RXN2 P_GPP_TXN2 PCIE_ITX_C_PRX_N2 19
Y4 V3 PCIE_ITX_PRX_P3 0.1U_0402_25V6 2 1 C1268
18 PCIE_PTX_C_IRX_P3 P_GPP_RXP3 P_GPP_TXP3 PCIE_ITX_C_PRX_P3 18
Y3 V4 PCIE_ITX_PRX_N3 0.1U_0402_25V6 2 1 C1269
18 PCIE_PTX_C_IRX_N3 P_GPP_RXN3 P_GPP_TXN3 PCIE_ITX_C_PRX_N3 18
R994 WLAN
+1.05VS 1 2 R993 Y14 P_ZVDD_10 P_ZVSS AA14 1 2
2K_0402_1% 1.27K_0402_1%
11 UMI_RX0P AA12 AB12 UMI_TX0P_C C1270 1 2 0.1U_0402_25V6
P_UMI_RXP0 P_UMI_TXP0 UMI_TX0P 11
11 UMI_RX0N Y12 AC12 UMI_TX0N_C C1271 1 2 0.1U_0402_25V6
P_UMI_RXN0 P_UMI_TXN0 UMI_TX0N 11
11 UMI_RX1P AA10 AC11 UMI_TX1P_C C1272 1 2 0.1U_0402_25V6
UMI I/F
P_UMI_RXP1 P_UMI_TXP1 UMI_TX1P 11
11 UMI_RX1N Y10 AB11 UMI_TX1N_C C1273 1 2 0.1U_0402_25V6
P_UMI_RXN1 P_UMI_TXN1 UMI_TX1N 11
11 UMI_RX2P AB10 AA8 UMI_TX2P_C C1274 1 2 0.1U_0402_25V6
P_UMI_RXP2 P_UMI_TXP2 UMI_TX2P 11
11 UMI_RX2N AC10 Y8 UMI_TX2N_C C1275 1 2 0.1U_0402_25V6
2 P_UMI_RXN2 P_UMI_TXN2 UMI_TX2N 11 2
11 UMI_RX3P AC7 AB8 UMI_TX3P_C C1276 1 2 0.1U_0402_25V6
P_UMI_RXP3 P_UMI_TXP3 UMI_TX3P 11
11 UMI_RX3N AB7 AC8 UMI_TX3N_C C1277 1 2 0.1U_0402_25V6
P_UMI_RXN3 P_UMI_TXN3 UMI_TX3N 11
Zacate-FT1_BGA_413P-T
@
U1 U1
E240 E350
E240@ E350@
+5VS
1A
3 3
2
+FAN1
C1119 JFAN +3VS
2
10U_0805_6.3V6M +FAN1 1
C1120 1 1
2 2
1
10U_0805_6.3V6M 2 3
1 U31 @ 3
1 8 C1121 4 R795
EN GND 1000P_0402_25V8J GND 10K_0402_5%
2 VIN GND 7 5 GND
1
3 6
2
VOUT GND ACES_85204-0300N
23 EN_DFAN1 4 VSET GND 5
CONN@ FAN_SPEED1 23
APL5607KI-TRG_SO8 2
@ C1122
0.01U_0402_25V7K
1
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2010-09-09 Deciphered Date 2010-09-09 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
SCHEMATICS, MB A6849
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom 4019BA B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Monday, December 06, 2010 Sheet 5 of 38
A B C D E
1 2 3 4 5
A A
U1E
DDR_A_MA0 R17 B14 DDR_A_D0
9,10 DDR_A_MA0 M_ADD0 M_DATA0 DDR_A_D0 9,10
DDR_A_MA1 H19 A15 DDR_A_D1
9,10 DDR_A_MA1 M_ADD1 M_DATA1 DDR_A_D1 9,10
DDR_A_MA2 J17 A17 DDR_A_D2
9,10 DDR_A_MA2 M_ADD2 M_DATA2 DDR_A_D2 9,10
DDR_A_MA3 H18 D18 DDR_A_D3
9,10 DDR_A_MA3 M_ADD3 M_DATA3 DDR_A_D3 9,10
DDR_A_MA4 H17 A14 DDR_A_D4
9,10 DDR_A_MA4 M_ADD4 M_DATA4 DDR_A_D4 9,10
DDR_A_MA5 G17 C14 DDR_A_D5
9,10 DDR_A_MA5 M_ADD5 M_DATA5 DDR_A_D5 9,10
DDR_A_MA6 H15 C16 DDR_A_D6
9,10 DDR_A_MA6 M_ADD6 M_DATA6 DDR_A_D6 9,10
DDR_A_MA7 G18 D16 DDR_A_D7
9,10 DDR_A_MA7 M_ADD7 M_DATA7 DDR_A_D7 9,10
DDR_A_MA8 F19
9,10 DDR_A_MA8 M_ADD8
DDR_A_MA9 E19 C18 DDR_A_D8
9,10 DDR_A_MA9 M_ADD9 M_DATA8 DDR_A_D8 9,10
DDR_A_MA10 T19 A19 DDR_A_D9
9,10 DDR_A_MA10 M_ADD10 M_DATA9 DDR_A_D9 9,10
DDR_A_MA11 F17 B21 DDR_A_D10
9,10 DDR_A_MA11 M_ADD11 M_DATA10 DDR_A_D10 9,10
DDR_A_MA12 E18 D20 DDR_A_D11
9,10 DDR_A_MA12 M_ADD12 M_DATA11 DDR_A_D11 9,10
DDR_A_MA13 W17 A18 DDR_A_D12
9,10 DDR_A_MA13 M_ADD13 M_DATA12 DDR_A_D12 9,10
DDR_A_MA14 E16 B18 DDR_A_D13
9,10 DDR_A_MA14 M_ADD14 M_DATA13 DDR_A_D13 9,10
DDR_A_MA15 G15 A21 DDR_A_D14
9,10 DDR_A_MA15 M_ADD15 M_DATA14 DDR_A_D14 9,10
DDR SYSTEM MEMORY
C20 DDR_A_D15
M_DATA15 DDR_A_D15 9,10
DDR_A_BS#0 R18
9,10 DDR_A_BS#0 M_BANK0
DDR_A_BS#1 T18 C23 DDR_A_D16
9,10 DDR_A_BS#1 M_BANK1 M_DATA16 DDR_A_D16 9,10
DDR_A_BS#2 F16 D23 DDR_A_D17
9,10 DDR_A_BS#2 M_BANK2 M_DATA17 DDR_A_D17 9,10
F23 DDR_A_D18
M_DATA18 DDR_A_D18 9,10
DDR_A_DM0 D15 F22 DDR_A_D19
9,10 DDR_A_DM0 M_DM0 M_DATA19 DDR_A_D19 9,10
DDR_A_DM1 B19 C22 DDR_A_D20
9,10 DDR_A_DM1 M_DM1 M_DATA20 DDR_A_D20 9,10
DDR_A_DM2 D21 D22 DDR_A_D21
9,10 DDR_A_DM2 M_DM2 M_DATA21 DDR_A_D21 9,10
DDR_A_DM3 H22 F20 DDR_A_D22
9,10 DDR_A_DM3 M_DM3 M_DATA22 DDR_A_D22 9,10
DDR_A_DM4 P23 F21 DDR_A_D23
9,10 DDR_A_DM4 M_DM4 M_DATA23 DDR_A_D23 9,10
DDR_A_DM5 V23
9,10 DDR_A_DM5 M_DM5
DDR_A_DM6 AB20 H21 DDR_A_D24
9,10 DDR_A_DM6 M_DM6 M_DATA24 DDR_A_D24 9,10
DDR_A_DM7 AA16 H23 DDR_A_D25
9,10 DDR_A_DM7 M_DM7 M_DATA25 DDR_A_D25 9,10
K22 DDR_A_D26
B M_DATA26 DDR_A_D26 9,10 B
DDR_A_DQS0 A16 K21 DDR_A_D27
9,10 DDR_A_DQS0 M_DQS_H0 M_DATA27 DDR_A_D27 9,10
DDR_A_DQS#0 B16 G23 DDR_A_D28
9,10 DDR_A_DQS#0 M_DQS_L0 M_DATA28 DDR_A_D28 9,10
DDR_A_DQS1 B20 H20 DDR_A_D29
9,10 DDR_A_DQS1 M_DQS_H1 M_DATA29 DDR_A_D29 9,10
DDR_A_DQS#1 A20 K20 DDR_A_D30
9,10 DDR_A_DQS#1 M_DQS_L1 M_DATA30 DDR_A_D30 9,10
DDR_A_DQS2 E23 K23 DDR_A_D31
9,10 DDR_A_DQS2 M_DQS_H2 M_DATA31 DDR_A_D31 9,10
DDR_A_DQS#2 E22
9,10 DDR_A_DQS#2 M_DQS_L2
DDR_A_DQS3 J22 N23 DDR_A_D32
9,10 DDR_A_DQS3 M_DQS_H3 M_DATA32 DDR_A_D32 9,10
DDR_A_DQS#3 J23 P21 DDR_A_D33
9,10 DDR_A_DQS#3 M_DQS_L3 M_DATA33 DDR_A_D33 9,10
DDR_A_DQS4 R22 T20 DDR_A_D34
9,10 DDR_A_DQS4 M_DQS_H4 M_DATA34 DDR_A_D34 9,10
DDR_A_DQS#4 P22 T23 DDR_A_D35
9,10 DDR_A_DQS#4 M_DQS_L4 M_DATA35 DDR_A_D35 9,10
DDR_A_DQS5 W22 M20 DDR_A_D36
9,10 DDR_A_DQS5 M_DQS_H5 M_DATA36 DDR_A_D36 9,10
DDR_A_DQS#5 V22 P20 DDR_A_D37
9,10 DDR_A_DQS#5 M_DQS_L5 M_DATA37 DDR_A_D37 9,10
DDR_A_DQS6 AC20 R23 DDR_A_D38
9,10 DDR_A_DQS6 M_DQS_H6 M_DATA38 DDR_A_D38 9,10
DDR_A_DQS#6 AC21