Text preview for : LB1881M.pdf part of sanyo three-phase motor driver
Back to : LB1881M.pdf | Home
Ordering number : EN4455B
Monolithic Digital IC
LB1881M
Three-Phase Brushless Motor Driver IC
Overview
The LB1881M is a three-phase brushless motor driver IC designed for use as a camcorder capstan or drum motor driver, or as a digital audio tape player/recorder motor driver.
Package Dimensions
unit: mm 3073A-MFP30S
[LB1881M]
Features
· 120° voltage linear system · Appropriate for portable applications, since the LB1881M reduces system power requirements by using motor voltage control for speed control. · Built-in torque ripple compensation circuit · Small external capacitances due to the adoption of a soft switching technique (chip capacitor). · Built-in thermal shutdown circuit · Built-in FG amplifier
SANYO: MFP30S
Specifications
Absolute Maximum Ratings at Ta = 25°C
Parameter Symbol VCC1 max Supply voltage VCC2 max VS max Output applied voltage Input applied voltage Output current Allowable power dissipation Operating temperature Storage temperature VO max VI max IO max Pd max Topr Tstg All input pins Conditions Ratings 7 12 VCC2 VS + 2 VCC1 1.0 1.0 20 to +75 55 to +150 Unit V V V V V A W °C °C
Allowable Operating Ranges at Ta = 25°C
Parameter Symbol VCC1 Supply voltage VCC2 VS Conditions VCC1 VCC2 Ratings 4.0 to 6.0 4 to 10 Up to VCC2 Unit V V V
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN
O3097HA (OT)/30395TH (OT) No. 4455-1/6
LB1881M Electrical Characteristics at Ta = 25°C, VCC1 = 5 V, VCC2 = 7 V, VS = 3 V
Ratings Parameter Symbol ICC1 Supply current ICC2 IS Output quiescent current Output saturation voltage Output TRS withstand voltage Output quiescent voltage Hall amplifier input offset voltage Hall amplifier common mode input voltage range Hall I/O voltage gain Brake pin high level voltage Brake pin low level voltage Brake pin input current Brake pin leakage current FRC pin high level voltage FRC pin low level voltage FRC pin input current FRC pin leakage current Upper side residual voltage Lower side residual voltage Residual voltage inflection point Overlap level Overlap vertical difference Standby on voltage Standby off voltage Standby pin bias current Thermal protection circuit operating temperature Thermal protection circuit hysteresis FG amplifier input offset voltage Open loop voltage gain Source output saturation voltage Sink output saturation voltage Common mode signal exclusion ratio FG amplifier common mode input voltage range Phase margin Schmitt amplifier threshold voltage Schmitt amplifier hysteresis width ICCOQ ISOQ VO(sat) VO(sus) VOQ VHOFFSET VHCOM GVHO VBRH VBRL IBRIN IBRLEAK VFRCH VFRCL IFRCIN IFRCLEAK VXH VXL VSVX OL OL VSTBYL VSTBYH ISTBYIN TTSD TTSD VFG OFFSET GVFG VFG OU VFG OD GHR VFG CH M VFGS SH VFGS HIS *1 VFGIN+ = 2.5 V, when VFGOUT2 goes from high to low VFGIN+ = 2.5 V 2.45 20 f = 10 kHz IO = 2 mA IO = 2 mA *1 0 20 2.50 40 2.55 60 80 3.5 3.7 1.3 *1 *1 8 43 150 180 15 +8 IOUT = 100 mA, VCC2 = 6 V, VS = 2 V IOUT = 100 mA, VCC2 = 6 V, VS = 2 V IOUT = 100 mA, VCC2 = 6 V*1 VCC2 = 6 V, VS = 3 V, RL = 100 (Y) VCC2 = 6 V, VS = 3 V, RL = 100 (Y) *2 60 10 0.2 2 0.285 0.350 0.9 70 0 80 +10 +0.8 5 100 210 2.8 1.2 100 30 0.455 0.440 Rangle = 8.2 k VBR = 5 V VBR = 5 V VBR = 5 V, RL = VSTBY = 0 V VSTBY = 0 V, RL = IOUT = 0.6 A, sink + source IOUT = 20 mA*1 VBR = 5 V *1 12 1.45 5 1.4 34.0 2.0 0.8 120 30 37.0 1.55 1.65 +5 2.8 40.0 Conditions min typ 3.0 6.5 max 5.0 10.0 5.0 100 150 1.7 Unit mA mA mA µA µA V V V mV V dB V V µA µA V V µA µA V V V % % V V µA °C °C mV dB V V dB V deg V mV
Note: 1. These are target settings, and are not measured. The overlap ratings are taken as test ratings without change. 2. When the standby pin is open the IC will be in the standby state.
No. 4455-2/6
LB1881M
Pin Assignment
Top view
Block Diagram
Allowable power dissipation, Pd max W
No. 4455-3/6
LB1881M
Pin Functions
Pin No. 4 Symbol VS Pin voltage VCC2 Equivalent circuit
Unit (resistance: ) Pin function Power supply input that determines the output amplitude. It must be set to a voltage equal or lower than VCC2. Power supply for power amplifier systems other than motor drive transistors. Power supply pin that provides voltage for blocks other than control blocks supplied by VCC1. Power supply that provides voltage for the Hall amplifier, the forward/reverse circuit, the FG amplifier, and the thermal shutdown circuit. All circuits can be made inoperative either by connecting this pin to GND, or by leaving it open. In that state the supply current will be approximately 0 µA. Hold at 2 V or higher during normal operation.
5
VCC2
4 to 10 V
6
VCC1
4 to 6 V
7
ST. BY
(H): 2.0 V max (L): 0.8 V min (When VCC1 is 5 V)
8
ANGLE
Connect a resistor between this pin and GND. Changing the value of this resistor will change the Hall input-output gain (motor waveform slope).
10 11
FGIN FGIN+
0 V min 3.5 V max (When VCC1 is 5 V)
FG signal input pin
12
FGOUT1
FG amplifier output pin
Continued on next page No. 4455-4/6
LB1881M
Continued from preceding page.
Pin No. 13 Symbol FGOUT2 Pin voltage Equivalent circuit Unit (resistance: ) Pin function FG Schmitt amplifier output pin
18
FRC
(H): 2.8 V min (L): 1.2 V max (When VCC1 is 5 V)
Pin for setting the motor to forward or reverse rotation Low level: Forward rotation (under 1.2 V: when VCC1 is 5 V) High level: Reverse rotation (over 2.8 V: when VCC1 is 5 V)
19
BR
(H): 2.0 V min (L): 0.8 V max
Motor brake pin Low level: Motor drive (under 0.8 V) High level: Motor brake (over 2.0 V)
20 21 22 23 24 25
WIN2 WIN1 VIN2 VIN1 UIN2 UIN1
1.4 V min 2.8 V max (When VCC1 is 5 V)
W phase Hall element input pins. Logic high is defined to be states where WIN1 > WIN2. V phase Hall element input pins. Logic high is defined to be states where VIN1 > VIN2. U phase Hall element input pins. Logic high is defined to be states where UIN1 > UIN2.
26 27 28 3
Rf UOUT VOUT WOUT
Output transistor GND Output pin
1, 2, 14, 15, 16, 17, 29, 30
FRAME (GND)
GND for all circuits other than output transistors.
No. 4455-5/6
LB1881M
Sample Application Circuit
Units (resistance: , capacitance: F)
Logic Value Table
Source Sink 1 W phase V phase V phase W phase W phase U phase U phase W phase V phase W phase W phase V phase U phase V phase V phase U phase V phase U phase U phase V phase U phase W phase W phase U phase U H Input V H W L Forward and reverse control F/RC L H L H L H L H L H L H
2
H
L
L
3
L
L
H
4
L
H
L
5
H
L
H
6 Inputs:
L
H
H
High: For each phase, the input 1 potential is at least 0.2 V higher than the input 2 potential. Low: For each phase, the input 1 potential is at least 0.2 V lower than the input 2 potential. Forward/reverse control: High: 2.8 V to VCC1 Low: 0 to 1.2 V
s No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss. s Anyone purchasing any products described or contained herein for an above-mentioned use shall: Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use: Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally. s Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. This catalog provides information as of November, 1997. Specifications and information herein are subject to change without notice. No. 4455-6/6