Text preview for : compal_la-5141p_r1.0_schematics.pdf part of acer compal la-5141p r1.0 schematics acer Netbook Нетбук Acer eMachines NetBook 250 compal_la-5141p_r1.0_schematics.pdf



Back to : compal_la-5141p_r1.0_sche | Home

A B C D E




1 1




Compal Confidential
2 2




KAV60 Schematics Document
Intel Diamondville Processor with Calistoga(945GSE) + DDRII + ICH7M


3
2009-02-22 3




REV: 1.0




4 4




Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2006/08/18 Deciphered Date 2007/8/18 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Cover Page
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 0.2
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
KAV60 LA-5141P
Date: Sunday, February 22, 2009 Sheet 1 of 40
A B C D E
A B C D E




Compal Confidential Diamondville SC
FCBGA8
Model Name : KAV60 437Pins
File Name : LA-5141P 22x22mm
page 4,5
1
P/N : DA60000BO00 1



FSB Clock Generator
CRT Conn H_A#(3..31) 400/533MHz H_D#(0..63) CK505 page 12
page 14

RGB
Calistoga GSE Memory BUS(DDRII) DDRII-SO-DIMM
page 11
FCBGA998
1.8V DDRII 400/533
LCD Conn. LVDS
Thermal Sensor page 13 27x27mm
EMC1402 page 6,7,8,9,10
page 4
DMI USB Port X1
page 28
X2 mode
USB I/O Board X2
2
PCI-Express ICH7M HDA page 22 2




BGA652 to I/O board
CONN
31x31mm RTS5159E
page 22
page 15,16,17,18
SATA
SDIO CONN MINI Card x2 10/100 Ethernet BlueToothX1
AR8114A to I/OBoard CONN page19
page 27 page 22
JP7
page 19 page 24
Aralia Codec CMOS CAM
page13
LPC BUS ALC272
page 20

Transfermer WLANX1
page19
3
page 24 3


WWANX1
page19


Power ON/OFF RJ45
DC/DC Interface
page 29 page 24 HeadPhone & INT DMIC CONN
& LED CONN AMP & INT
MIC Jack
page 26 Speaker 21
page page 21 page 13
3VALW/5VALW
page 33
ENE KBC SPI
DC IN
page 31
KB926
page 25
1.5VS/0.9VS/ I/O board
BATT IN 2.5VS SATA CONN
page 32 page 36
Int.KBD SPI ROM USB Port X2
page 27 page 25
CHARGER 1.8V/VCCP Touch Pad
page 34
page 35 page 27
4 USB Card Reader 4


x1 RTS5159E
CPU_CORE
page 37
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2006/08/18 Deciphered Date 2007/8/18 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Block Diagrams
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 0.2
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
KAV60 LA-5141P
Date: Thursday, January 22, 2009 Sheet 2 of 40
A B C D E
A B C D E




1 1



Voltage Rails
External PCI Devices
Power Plane Description S1 S3 S5
VIN Adapter power supply (19V) N/A N/A N/A
'(9,&( ,'6(/ 5(4*17 3,54
B+ AC or battery power rail for power circuit. N/A N/A N/A
No PCI Device
+CPU_CORE Core voltage for CPU ON OFF OFF
+0.9VS 0.9V switched power rail for DDR terminator ON OFF OFF
+VCCP VCCP switched power rail ON OFF OFF
+1.5VS 1.5V switched power rail ON OFF OFF
+1.8V 1.8V power rail for DDR ON ON OFF
+2.5VS 2.5V switched power rail ON OFF OFF
+3VALW 3.3V always on power rail ON ON ON*
+3VS 3.3V switched power rail ON OFF OFF
+5VALW 5V always on power rail ON ON ON*
+5VS 5V switched power rail ON OFF OFF
2 2
+VSB VSB always on power rail ON ON ON*
+RTCVCC RTC power ON ON ON
EC SM Bus1 address EC SM Bus2 address
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.
Device Address Device Address
Smart Battery 0001 011X b EMC1402 1001 100X b
EEPROM(24C16/02) 1010 000X b
SIGNAL
STATE SLP_S3# SLP_S4# SLP_S5# +VALW +V +VS Clock

Full ON HIGH HIGH HIGH ON ON ON ON

S1(Power On Suspend) HIGH HIGH HIGH ON ON ON LOW

S3 (Suspend to RAM) LOW HIGH HIGH ON ON OFF OFF

S4 (Suspend to Disk) LOW LOW HIGH ON OFF OFF OFF

S5 (Soft OFF) LOW LOW LOW ON OFF OFF OFF


3
ICH7M SM Bus address 3



BOARD ID Table(Page 25) Device Address

ID BRD ID Ra Rb Vab Clock Generator 1101 001Xb
(SLG8SP556VTR)
0 R01 (EVT) NC 0 0V DDR DIMMA 1010 000Xb
1 R02 (DVT) 100K 8.2K 0.25V
2 R03 (PVT) 100K 18K 0.50V
3 R10A (MP) 100K NC 3.3V




4 4




Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2006/08/18 Deciphered Date 2007/8/18 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Notes List
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 0.2
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
KAV60 LA-5141P
Date: Thursday, January 22, 2009 Sheet 3 of 40
A B C D E
5 4 3 2 1


(6) H_A#[3..16]
(6) H_D#[0..15] H_D#[32..47] (6)
U5A N270@ U5B
H_A#3 P21 V19 H_ADS# +VCCP +VCCP H_D#0 Y11 R3 H_D#32
A[3]# ADS# H_ADS# (6) D[0]# D[32]#
H_A#4 H20 Y19 H_BNR# H_BNR# (6) H_D#1 W10 R2 H_D#33
H_A#5 A[4]# BNR# H_BPRI# H_D#2 D[1]# D[33]# H_D#34
N20 U21 H_BPRI# (6) Y12 P1
A[5]# BPRI# D[2]# D[34]#




1




1
H_A#6 R20 H_D#3 AA14 N1 H_D#35
A[6]# D[3]# D[35]#




0
GROUP
ADDR




DATA GRP 0
DATA GRP 0
H_A#7 J19 T21 H_DEFER# R201 R27 H_D#4 AA11 M2 H_D#36
H_A#8 A[7]# DEFER# H_DRDY# H_DEFER# (6) H_D#5 D[4]# D[36]# H_D#37
N19 T19 H_DRDY# (6) 56_0402_5% 330_0402_5% W12 P2
H_A#9 A[8]# DRDY# H_DBSY# H_D#6 D[5]# D[37]# H_D#38
G20 A[9]# DBSY# Y18 H_DBSY# (6) AA16 D[6]# D[38]# J3
H_A#10 M19 H_D#7 Y10 N3 H_D#39




2




2
A[10]# D[7]# D[39]#




DATA GRP 2
H_A#11 H21 T20 H_BR0# H_D#8 Y9 G3 H_D#40
A[11]# BR0# H_BR0# (6) D[8]# D[40]#
H_A#12 L20 H_D#9 Y13 H2 H_D#41
A[12]# D[9]# D[41]#




CONTROL
H_A#13 M20 F16 H_IERR# H_D#10 W15 N2 H_D#42
H_A#14 A[13]# IERR# H_INIT#_R R33 1 H_D#11 D[10]# D[42]# H_D#43
K19 A[14]# INIT#
V16 2 1K_0402_5% H_INIT# (16) AA13 D[11]# D[43]#
L2
D H_A#15 H_D#12 H_D#44 D
J20 A[15]# Y16 D[12]# D[44]#
M3
H_A#16 L21 W20 H_LOCK# Close to CPU H_D#13 W13 J2 H_D#45
A[16]# LOCK# H_LOCK# (6) D[13]# D[45]#
H_ADSTB#0 K20 H_D#14 AA9 H1 H_D#46
(6) H_ADSTB#0 H_AP0 ADSTB[0]# H_RESET# H_D#15 D[14]# D[46]# H_D#47
T5 D17 D15 H_RS#[0..2] (6) W9 J1
(6) H_REQ#[0..4] AP0 RESET# H_RESET# (6) D[15]# D[47]#
PAD H_REQ#0 N21 W18 H_RS#0
(6) H_DSTBN#0
H_DSTBN#0 Y14 K2 H_DSTBN#2
H_DSTBN#2 (6)
H_REQ#1 REQ[0]# RS[0]# H_RS#1 H_DSTBP#0 DSTBN[0]# DSTBN[2]# H_DSTBP#2
J21 Y17 (6) H_DSTBP#0 Y15 K3 H_DSTBP#2 (6)
H_REQ#2 REQ[1]# RS[1]# H_RS#2 H_DINV#0 DSTBP[0]# DSTBP[2]# H_DINV#2
G19 U20 (6) H_DINV#0 W16 L1 H_DINV#2 (6)
H_REQ#3 REQ[2]# RS[2]# H_TRDY# H_DP#0 DINV[0]# DINV[2]# H_DP#2
P20 W19 H_TRDY# (6) V9 M4
H_REQ#4 REQ[3]# TRDY# T10 PAD DP#0 DP#2 PAD T15
R19 REQ[4]# (6) H_D#[16..31] H_D#[48..63] (6)
(6) H_A#[17..31] AA17 H_HIT# H_HIT# (6) U5 H_D#16 AA5 C2 H_D#48
H_A#17 HIT# H_HITM# H_D#17 D[16]# D[48]# H_D#49
C19 A[17]# HITM#
V20 H_HITM# (6) Y8
D[17]# D[49]#
G2
H_A#18 F19 H_D#18 W3 F1 H_D#50
H_A#19 A[18]# H_D#19 D[18]# D[50]# H_D#51
E21 K17 U1 D3
H_A#20 A[19]# BPM[0]# H_D#20 D[19]# D[51]# H_D#52
A16 A[20]# J18 W7 B4
BPM[1]# D[20]# D[52]#




DATA GRP 1
DATA GRP 1
H_A#21 D19 H15 H_D#21 W6 E1 H_D#53
H_A#22 A[21]# BPM[2]# H_D#22 D[21]# D[53]# H_D#54
C14 A[22]# BPM[3]# J15 CPU Y7 D[22]# D[54]# A5
ADDR GROUP 1
ADDR GROUP 1
H_A#23 C18 K18 H_D#23 AA6 C3 H_D#55
H_A#24 A[23]# PRDY# PREQ# N280@ H_D#24 D[23]# D[55]# H_D#56




DATA GRP 3
C20 A[24]# PREQ# J16 Y3 D[24]# D[56]# A6
H_A#25 E20 M17 ITP_TCK H_D#25 W2 F2 H_D#57

XDP/ITP SIGNALS
H_A#26 A[25]# TCK ITP_TDI H_D#26 D[25]# D[57]# H_D#58
D20 A[26]# TDI N16 V3 D[26]# D[58]# C6
H_A#27 B18 M16 ITP_TDO H_D#27 U2 B6 H_D#59
H_A#28 A[27]# TDO ITP_TMS H_D#28 D[27]# D[59]# H_D#60
C15 A[28]# TMS L17 T3 D[28]# D[60]# B3
H_A#29 B16 K16 ITP_TRST# H_D#29 AA8 C4 H_D#61
H_A#30 A[29]# TRST# H_D#30 D[29]# D[61]# H_D#62
B17 V15 V2 C7
H_A#31 A[30]# BR1# H_D#31 D[30]# D[62]# H_D#63
C16 A[31]# W4 D[31]# D[63]# D2
H_A#32 A17 G17 H_PROCHOT#_R 1 2 H_DSTBN#1 Y4 E2 H_DSTBN#3 H_DSTBN#3 (6)
H_A#33 A[32]# PROCHOT# H_THERMDA H_PROCHOT# (37) (6) H_DSTBN#1 H_DSTBP#1 DSTBN[1]# DSTBN[3]# H_DSTBP#3
B14 E4 R202 22_0402_5% Y5 F3
THERM




A[33]# THRMDA (6) H_DSTBP#1 DSTBP[1]# DSTBP[3]# H_DSTBP#3 (6)
H_A#34 B15 E5 H_THERMDC Close to CPU H_DINV#1 Y6 C5 H_DINV#3
H_A#35 A[34]# THRMDC (6) H_DINV#1 H_DP#1 DINV[1]# DINV[3]# H_DP#3 H_DINV#3 (6)
A14