Text preview for : compal_la-8981p_r1.0_schematics.pdf part of acer compal la-8981p r1.0 schematics acer Tablet Планшет Acer Iconia Tab A210 compal_la-8981p_r1.0_schematics.pdf
Back to : compal_la-8981p_r1.0_sche | Home
A B C D E
ZZZ
PCB
MB
DA80000TI10
ZZZ1
1 1
DDR
Samsung
X76-S@
X76418BOL01
ZZZ1
DDR
Hynix
X76-H@
Compal Confidential
X76418BOL02
S1
Frame
2 2
Nvdia(T30L) + DDRIIIL
V0JET (A210)_ LA8981P
2012-06-11 REV: 1.0
3
The content in this document contains confidential information of Compal Electronics, Inc. 3
that is protected under all applicable trade secrets laws and regulations.
If you are not the intended recipient or otherwise authorized to receive such information,
please do not copy, distribute or otherwise use the information contained herein and please
destroy this communication accordingly.
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2012/05/20 Deciphered Date 2012/01/09 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Cover Page
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
C 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
V0JET(A210)-LA8981P
Date: Wednesday, June 13, 2012 Sheet 1 of 35
A B C D E
A B C D E
Compal Confidential
Model Name : NVIDIA T30L System Block Diagram
12MHz
32KHz
1
DDR3L 1
1GB
PMU CORE_PWR_REQ
TPS6591104
Power ON CPU_PWR_REQ JTAG Debug
Test Point
VIN SYS_RESET_N
PWR_I2C
PMU_32K_IN
PWR_I2S
UART4 Audience Audio Codec EEPROM Thermal
eS305 WM8903 AT24C02C NCT72
TPS62361 BATTERY
2 2
Nvidia
T30L MIC & HP Jack Audio AMP Speaker x 2
Touch Panel GEN2_I2C APA2010 (1W)
Control
GEN2_I2C GPS Antenna
UART2 Broadcom
LVDS Transmitter LCD BCM47511
10.1" LCD LVDS
1280*800 SN75LVDS83
Micro USB Client UART3 AzureWave BT/WLAN Antenna
SDMMC3 AW-NH660
3 3
Standard USB Host
CAMERA CIS(MIPI) GEN1_I2C
2M CAM_I2C
SDMMC4 SDMMC1
(1.8V) (3.3V) GYRO Sensor IME G-Sensor
MPU-3050 KXTF9-4100
eMMC HS uSD slot
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2012/05/20 Deciphered Date 2012/01/09 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
SYSTEM BLOCK
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
C 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
V0JET(A210)-LA8981P
Date: Wednesday, June 13, 2012 Sheet 2 of 35
A B C D E
5 4 3 2 1
V0JET (A210)
Voltage Rails
V0JET EVT DVT PVT MP
Power Plane ACIN DCIN IDLE Standby PCB_ID0 H H H L: A211 H: A210
VIN Adapter power supply (12V) ON ON ON ON
PCB_ID1 H H H L: H: NH660
B+ AC or battery power rail for power circuit. ON ON ON ON
D D
VDD_5V0_SBY Power for always-on ON ON ON ON PCB_ID2 H H H L: H: A210/A211
VDD_1V8_PMU_VRTC Power for RTC and always-on core logic ON ON ON ON
PCB_ID3 H H H L: H: A210/A211
VDD_1V2_MEM
VDD_1V35_DDR3_MEM DDR RX power rail OFF OFF ON
VDD_1V0_GEN T30 VDD_CPU Power OFF OFF ON
VDD_1V2_SOC T30 VDD_CORE Power OFF OFF ON V0JET Vender PN Acer PN NAND_D4 NAND_D5
VDD_1V35_DDR3_MEM DDR power rail OFF OFF ON K4B2G0846D-HYH9
KN.2GB0B.038 0 0
VDD_PMU_LDO1 OFF OFF ON DDR3L (Samaung)
H5TC2G83CFR-H9A
VDD_PMU_LDO2 OFF OFF ON (Hynix) KN.2GB0G.003 1 0
VDD_PMU_LDO3 OFF OFF ON
EDJ2108EDBG-DJ-FEl
VDD_PMU_LDO4 (Elpida) KN.2GB09.001 0 1
(VDD_1V2_RTC_TEGRA) T30 VDD_RTC power rail OFF OFF ON
VDD_PMU_LDO5
(+VDD_3V3_SDMMC1_TEGRA) T30 VDDIO_SDMMC1 power rail OFF OFF ON
VDD_PMU_LDO6
(+AVDD_1V2_DSI_CSI_TEGRA) T30 AVDD_DSI power rail OFF OFF
V0JET EVT DVT PVT MP
VDD_PMU_LDO7
(+AVDD_1V1_PLL_TEGRA) T30 AVDD_PLL power rail OFF OFF
Board ID0 0 1 0 1
VDD_PMU_LDO8
(+VDD_1V0_DDR_HS_TEGRA) T30 VDD_DDR_HS power rail OFF OFF
Board ID1 0 0 1 1
+5VS 5V System power rail OFF OFF
C C
+3VALW 3.3V System power rail OFF OFF
+3VS 3.3V power rail for standby mode OFF OFF
VDD_1V8_GEN 1.8V System power rail OFF OFF
+AVDD_1V8_USB_PLL_TEGRA T30 USB power rail OFF OFF
+T30S_USB1 USB power rail OFF OFF
+VDD_2V85_EMMC Core voltage for EMMC OFF OFF
+LEDVDD LCD power rail OFF OFF
+LCDVDD LCD power rail OFF OFF
+VDD_1V8_AUDIO_LDO Audio power rail OFF OFF
+2.8V_2M_AVDD_R CAMERA power rail OFF OFF
+VDD_3V3_SDCARD Micro SD power rail OFF OFF
+VDD_CAM_1V8 CAMERA power rail OFF OFF
+VDD_3V3_FUSE_TEGRA T30 VPP_Fuse power rail OFF OFF
+VDD_1V8_SENSOR 3.3V Sensor power rail OFF OFF
+VDD_3V3_SENSOR 3.3V Sensor power rail OFF OFF
B B
A A
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2012/05/20 Deciphered Date 2012/01/09 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Notes List
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
C 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
V0JET(A210)-LA8981P
Date: Wednesday, June 13, 2012 Sheet 3 of 35
5 4 3 2 1
5 4 3 2 1
+VDD_3V3_GMI_TEGRA
+VDD_3V3_GMI_TEGRA
R453 L49 27NH_LQG15HS27NJ02D_5%_0402
NV_LCD_PCLK 2 1 LCD_PCLK_R 1 2
LCD_PCLK (15)
47_0402_5% 1 1 U1D NAND_D0 R1 2 1 100K_0402_5%
C165 C164
4/22 GMI BOOT_PD R2 2 1 100K_0402_5%
12P_0402_50V4Z 12P_0402_50V4Z (1.8/3.3V)
2 2 +3VS 110mA C1 F8 Z NAND_D0
VDDIO_GMI_1 GMI_AD00 Z NAND[D0:D3] -- boot strap EMMC 0001
RF C2
VDDIO_GMI_2 GMI_AD01
G6 BOOT_PD
NAND[D4:D7] -- ram code
Change BOM structure to DDR3L
Z
3300P_0402_50V7K
D1 D3
VDDIO_GMI_3 GMI_AD02 Z For Boost Strap
2 1 2 GMI_AD03
E4 K4B2G0846D-HYH9 [7..4] -->0000
Z H5TC2G83CFR-H9A [7..4] -->0001 +VDD_3V3_GMI_TEGRA
4.7U_0402_6.3V6M
0.1U_0402_10V7K
G2 NAND_D4
+VDD_3V3_LCD_TEGRA U1I GMI_AD04 Z
C3
C147 C4 D2 NAND_D5
GMI_AD05 B3 Z NAND_D6 X76@
8/22 LCD
1 2 1 GMI_AD06 G1 Z NAND_D7 NAND_D4 R38 2 1 100K_0402_5%
GMI_AD07 H6 PD
+3VS 20mA PD GMI_AD08 PD LCD_PWM_OUT (15)
AB13 AG11 NV_LCD_PCLK F4 NAND_D5 R43 2 X76@ 1 100K_0402_5%
VDDIO_LCD_1 LCD_PCLK GMI_AD09 PD DISPOFF# (15)
AC13 E7
0.1U_0402_10V7K
D VDDIO_LCD_2 PU GMI_AD10 PD EN_T30S_FUSE_3V3 (23) D
0.1U_0402_10V7K
AH16 F3 NAND_D6 R84 2 @ 1 100K_0402_5%
C1 (1.8 ~ 3.3V) LCD_WR* PD GMI_AD11 Z IMG_EN (15)
1 2 AG9 F5 PCB_ID0
LCD_DE PU LCD_DE (15) GMI_AD12 Z
C2 AF16 F7 PCB_ID1 NAND_D7 R85 2 @ 1 100K_0402_5%
LCD_HSYNC PU LCD_HSYNC (15) GMI_AD13 Z
AF10 J2 PCB_ID2
LCD_VSYNC LCD_VSYNC (15) GMI_AD14 Z
F1
2 1 PD GMI_AD15 EN_SENSOR_3V3 (23)
AE8
LCD_D00 PD LCD_D00 (15)
AF12 NAND_D4 R5 2 X76@ 1 100K_0402_5%
LCD_D01 PD LCD_D01 (15)
AD10
LCD_D02 PD LCD_D02 (15)
AK15 H4 NAND_D5 R6 2 1 100K_0402_5%
LCD_D03 PD LCD_D03 (15) GMI_A16 VIB_EN_T30S (22)
AK16 J6 X76@
LCD_D04 PD LCD_D04 (15) GMI_A17 TS_PWR_EN (15)
AK10 C4 NAND_D6 R7 2 1 100K_0402_5%
LCD_D05 PD LCD_D05 (15) GMI_A18 EN_VDDLCD_T30S (15)
AK12 J3
LCD_D06 PD LCD_D06 (15) GMI_A19 EN_WIFI_VDD (25)
AG16 10K_0402_5% NAND_D7 R8 2 1 100K_0402_5%
LCD_D07 PD LCD_D07 (15)
AG8 R1411 1 @ 2 +VDD_3V3_GMI_TEGRA
LCD_D08 PD LCD_D08 (15) PU
AD15 J4
LCD_D09 PD LCD_D09 (15) GMI_CS0* PU TS_INT# (15)
AK9 K7 EN_SENSOR_3V3
LCD_D10 PD LCD_D10 (15) GMI_CS1* 1 CHARGER_STAT (27)
AJ12 F6 BOARD_ID0
LCD_D11 PD LCD_D11 (15) GMI_CS2* 1 +VDD_3V3_GMI_TEGRA
LCD_D12
AF9
LCD_D12 (15) GMI_CS3*
A3 BOARD_ID1 Change BOM structure
1
AC12 PD D6
LCD_D13 PD LCD_D13 (15) GMI_CS4* PU
AD12 J5 @ R18
LCD_D14 PD LCD_D14 (15) GMI_CS6* TEMP_ALERT# (7)
AE18 J7 100K_0402_5% PCB_ID0 R63 2 1 100K_0402_5%
LCD_D15 PD LCD_D15 (15) GMI_CS7*
AF13 A210@
LCD_D16 PD LCD_D16 (15)
AH15 PCB_ID1 R87 2 1 100K_0402_5%
LCD_D17 (15)
2
LCD_D17 AE9 PD E6 1 BOOT_PD NH660@
LCD_D18 AE10 PD GMI_ADV* PCB_ID2 R100 2 1 100K_0402_5%
LCD_D19 AH13 PD A4 0 A210@
LCD_D20 AH9 PD GMI_CLK 100K_0402_5% BOARD_ID0 R78 2 1 100K_0402_5%
LCD_D21 PD
LCD_D22
AE13
GMI_RST*
D4 2 1 R24 +VDD_3V3_GMI_TEGRA V10 M
AK13 PD B4 TS_PWR_EN BOARD_ID1 R88 2 1 100K_0402_5%
LCD_D23 GMI_WAIT D5 0_0402_5%
GMI_WP* R403 R12
1
C3 1 2 PCB_ID0 R152 2 1 100K_0402_5%
PD GMI_IORDY SD_DET# (21,7) +VDD_3V3_GMI_TEGRA
100K_0402_5%
AG12