Text preview for : dvd.pdf part of Funai AK46 TV Color ( Manual Service )



Back to : TV AK46.part1.rar | Home

A

B

C

REV 1.0 INITIAL RELEASE

DDESCRIPTION

APPROVAL

E

DATE

Production - STi5508/80
4
DECMEM MA[0..13] MD[0..15] SMICLK #SMICS0 #SMIRAS #SMICAS #SMIWE SMIDQML SMIDQMU 05-DECMEM FRONT PANEL FPCLK FPDATA FPSTB FPIR FPCLK FPDATA FPSTB FPIR MA[0..13] MD[0..15] STi5508 MA[0..13] MD[0..15] SMICLK #SMICS0 #SMIRAS #SMICAS #SMIWE SMIDQML SMIDQMU ADR[0..20] DATA[0..15] RAMCLK #SDCS0 #SDRAS #SDCAS #SDWE DQML DQMH ADR[0..20] DATA[0..15] SYSMEM ADR[0..20] DATA[0..15] RAMCLK #SDCS0 #SDRAS #SDCAS #SDWE DQML DQMH 04-SYSMEM FLASHROM ADR[0..20] DATA[0..15] #CE3 #OE #WE #RESET #CE3 #OE #WE #RESET 03-FLASHROM RS232 #BPRESET SPDIF_OUT DAC_SCLK DAC_LRCLK DAC_DATA0 DAC_DATA1 DAC_DATA2 DAC_DATA #FERESET BPPIO0 BPPIO1 BPPIO2 BPPIO3 #CE1 R/#W #ATAPI_WR #ATAPI_RD FEINT RED GREEN BLUE CHROMA LUMA CVBS OPEN CLOSE #SENSE #PUSH DATA BCLK FLAG SYNC SCL SDA POWERON RTS CTS TXD RXD RTS CTS TXD RXD 10-RS232 FRONTEND ADR[0..20] DATA[0..15] #FERESET #CE1 R/#W #ATAPI_WR #ATAPI_RD FEINT OPEN CLOSE #SENSE #PUSH DATA BCLK FLAG SYNC SCL SDA 06-FRONTEND POWER

4

3

SCL SDA 14-FRONT PANEL AUDIO OUT #BPRESET SPDIF_OUT DAC_PCMCLK DAC_SCLK DAC_LRCLK DAC_DATA0 DAC_DATA1 DAC_DATA2 DAC_DATA SCL SDA BPPIO0 BPPIO1 BPPIO2 BPPIO3 11-AUDIO OUT VIDEO OUT RED GREEN BLUE STANDBY CHROMA LUMA CVBS 12-VIDEO OUT SEEPROM RST SCL SDA POWERON 20-SEEPROM RST EXTPLL #BPRESET ML MD MC ML MD MC PIXCLK AUDCLK 02-5508

3

2

2

22-POWER THESE SCHEMATICS ARE PROPRIETARY AND CONFIDENTIAL INFORMATION OF RAVISENT Technologies Inc. (c) RAVISENT Technologies Inc. I²C Add.: E²PROM RTC/WD NV-MEM TVM502 0xA0 0xDE 0xAE 0x30
Title

1
09-EXTPLL

PCMCLK PIXCLK AUDCLK

1

Production - Overview of Decoder Board
Size Document Number Rev

A3
Date:

101559
Tuesday, December 26, 2000 Sheet 1 of 16

1.1

A

B

C

D

E

MA[0..13] MD[0..15]

A MA[0..13]
MD[0..15] #JTAG_RESET U1 1 4 2 TC4S81F R3 NS

B
VCC3 +2V5

+2V5-DENC +2V5-PCM

C
DATA0 DATA1 DATA2 DATA3 DATA4 DATA5 DATA6 DATA7

D
DATA8 DATA9 DATA10 DATA11 DATA12 DATA13 DATA14 DATA15

ADR[0..20] DATA[0..15]

E

ADR[0..20] DATA[0..15] VCC3 TP1

ADR1 ADR2 ADR3 ADR4 ADR5 ADR6 ADR7 ADR8 ADR9 ADR10 ADR11 ADR12 ADR13 ADR14 ADR15 ADR16 ADR17 ADR18 ADR19 ADR20

+2V5-PLL

R1 10K

JUMPER3 JP1

R2

POWERON

R347 10K

10K

4 47 81 107 136 159 184

14 37 64 94 119 149 171 198

VDD_PLL 122 VDD_PCM 48 VDD_RGB 23 VDD_YCC 30 ADR1 161 ADR2 162 ADR3 163 ADR4 164 ADR5 165 ADR6 166 ADR7 167 ADR8 168 ADR9 169 ADR10 170 ADR11 173 ADR12 174 ADR13 175 ADR14 176 ADR15 177 ADR16 178 ADR17 179 ADR18 180 ADR19 181 ADR20 182 ADR21 183 DATA0 141 DATA1 142 DATA2 143 DATA3 144 DATA4 145 DATA5 146 DATA6 147 DATA7 148

U2 R4 R6 R8 R9 R11 R13 R16 0R0 0R0 0R0 0R0 0R0 0R0 0R0 MA0 MA1 MA2 MA3 MA4 MA5 MA6 MA7 MA8 MA9 MA10 MA11 MA12 MA13 MD0 MD1 MD2 MD3 MD4 MD5 MD6 MD7 R36 74 75 76 77 78 79 80

VDD3 VDD3 VDD3 VDD3 VDD3 VDD3 VDD3

VDD2_5 VDD2_5 VDD2_5 VDD2_5 VDD2_5 VDD2_5 VDD2_5 VDD2_5

#SMICS0 #SMIRAS #SMICAS #SMIWE SMIDQML SMIDQMU SMICLK VCC3 R19 R21 R23 R24 R26 R28 R29 J1 2 4 6 8 10 12 14 16 18 20

DATA8 DATA9 DATA10 DATA11 DATA12 DATA13 DATA14 DATA15

4

151 152 153 154 155 156 157 158

#SMICS0 #SMIRAS #SMICAS #SMIWE SMIDQML SMIDQMU SMICLK

SMICS0 SMICS1 SMIRAS SMICAS SMIWE SMIDQML SMIDQMU

95 SMICLKOUT 82 SMICLKIN 69 68 67 66 58 59 60 61 62 63 70 71 72 73 84 85 86 87 88 89 90 91 SMIADR0 SMIADR1 SMIADR2 SMIADR3 SMIADR4 SMIADR5 SMIADR6 SMIADR7 SMIADR8 SMIADR9 SMIADR10 SMIADR11 SMIADR12 SMIADR13 SMIDATA0 SMIDATA1 SMIDATA2 SMIDATA3 SMIDATA4 SMIDATA5 SMIDATA6 SMIDATA7 SMIDATA8 SMIDATA9 SMIDATA10 SMIDATA11 SMIDATA12 SMIDATA13 SMIDATA14 SMIDATA15

RAMCLK 118 CAS1/SDCS0 140 RAS1/SDCS1 138 RAS0/SDRAS 135 CAS0/SDCAS 139 R/W/SDWE 130 BE0/DQML 128 BE1/DQMH 129 WAIT 131 CE1 CE2 CE3 OE

R5 R7 R10 R12 R14 R15 R17

0R0 0R0 0R0 0R0 0R0 0R0 0R0

RAMCLK #SDCS0 #SDRAS #SDCAS #SDWE DQML DQMH R/#W #WE #CE1 #CE3 #OE #ATAPI_RD #ATAPI_WR FEINT SPDIF_OUT

4

10K 10K 10K 10K 10K 10K 10K

TRIGIN TRIGOUT

3

1 3 5 7 9 11 13 15 17 19

HEADER2X10 SHROUDED

MD8 92 MD9 93 MD10 97 MD11 98 MD12 99 MD13100 MD14101 MD15102

ST Microelectronics STi5508/80

#RESET

#RESET TDO R45

BPPIO0 BPPIO1 BPPIO2 BPPIO3

2

OPEN CLOSE FPIR #SENSE #PUSH DATA BCLK FLAG SYNC

BPPIO0 BPPIO1 BPPIO2 BPPIO3 OPEN CLOSE FPIR #SENSE #PUSH DATA BCLK FLAG SYNC R49 R50 R51 R52

124 RESET TCK 113 TCK TDI 112 56R 111 TDI TMS 110 TDO #TRST 109 TMS TRST 205 PARA_REQ/PIO2_1 201 PARA_SYNC/PIO1_5 206 PARA_STR/PIO2_2 196 PARA_DVALID/PIO1_2 TP6 TP7 TP8 220R 220R 220R 220R 6 7 8 9 10 11 12 13 16 17 18 19 20 21 22 PARA_DATA0/PIO3_0 PARA_DATA1/PIO3_1 PARA_DATA2/PIO3_2 PARA_DATA3/CAP0/PIO3_3 PARA_DATA4/CAP1/PIO3_4 PARA_DATA5/CAP2/PIO3_5 PARA_DATA6/PIO3_6 PARA_DATA7/PIO3_7 189 PIO0_3 190 PIO0_4 191 PIO0_5 192 PIO0_6 193 PIO0_7 186 PIO0_0 202 PIO1_6 203 PIO1_7 204 PIO2_0 1 PIO2_5

33R 134 R18 133 33R 132 R20 33R 117 R22 R25 33R ATAPI_RD/PIO0_1 187 R27 33R ATAPI_WR/PIO0_2 188 10K 127 R32 IRQ0 126 FEINT IRQ1 125 R30 10K IRQ2 33R 57 R31 SPDIF_OUT ADC_PCMCLK 106 103 ADC_SCLK ADC_LRCLK 104 R35 10K ADC_DATA 105 33R DAC_PCMCLK 55 R37 33R 51 R38 DAC_SCLK R39 33R DAC_LRCLK 56 R40 33R DAC_DATA0 52 R42 33R DAC_DATA1 53 R43 33R DAC_DATA2 54 R44 33R PIO2_6/DAC_DATA 2 BOOTFROMROM PWM1/BOOTFROMROM 115 TP31 PWM0/HSYNC 116 TP32 PWM2/VSYNC 114 120 PIXCLK PIXCLK _27Mhz RED R_OUT 27 GREEN G_OUT 26 BLUE 25 B_OUT LUMA Y_OUT 32 CHROMA C_OUT 33 CVBS CVBS_OUT 34 TP33 YUV0/PIO4_0 39 40 TP34 YUV1/PIO4_1 41 TP35 YUV2/PIO4_2 42 TP36 R47 YUV3/PIO4_3 43 10K TP37 YUV4/PIO4_4 44 TP38 YUV5/PIO4_5 45 TP39 YUV6/PIO4_6 46 TP40 YUV7/PIO4_7

3
AUDCLK DAC_SCLK DAC_LRCLK DAC_DATA0 DAC_DATA1 DAC_DATA2 DAC_DATA

R41 75R

PIO2_7 28 V_REF DAC RGB

29 I_REF DAC RGB 35 V_REF DAC YCC

36 I_REF DAC YCC

24 VSS_RGB 31 VSS_YCC 123 VSS_PLL

49 VSS_PCM 5 VSS 15 VSS 38 VSS 50 VSS 65 VSS 83 VSS 96 VSS 108 VSS 121 VSS 137 VSS 150 VSS 160 VSS 172 VSS 185 VSS 199 VSS

3

75R

PIXCLK RED GREEN BLUE LUMA CHROMA CVBS R46 75R R48 10K C1 47pF

2

B_DATA B_BCLK B_FLAG B_SYNC B_WCLK/NRSS_CLK B_V4/NRSS_IN NRRS_OUT STi5508 or STi5580 TP5

PIO2_3 PIO2_4 PIO1_3/TXD2 PIO1_4/RXD2

207 208 197 200

RTS CTS TXD RXD 33R 33R TP9 TP10 R55 R56 C2 47pF SCL SDA

RTS CTS TXD RXD SCL SDA 4K7 4K7 VCC

R53 PIO1_1/SCL 195 R54 PIO1_0/SDA 194

MC MD ML FPCLK FPDATA FPSTB

MC MD ML FPCLK FPDATA FPSTB TP12 #FERESET #AUXRESET #BPRESET R59 R61 R62 R63 R64 R65 0R0 NS 0R0 NS NS 0R0 TP11

R57 20K0 1%

R58 20K0 1%

C3 47pF

1
#FERESET #BPRESET

#SOFT_RESET

1
R60 10K
Title

Production - STi5508 Core
Size Document Number Rev

A3 Ravisent Proprietary Information
Date:

101559
Tuesday, December 26, 2000 Sheet 2 of 16

1.1

A

B

C

D

E

A

B

C

D

E

Firmware Flash ROM
4
DATA[0..15] ADR[0..20] DATA[0..15] ADR[0..20] VCC-FLASH

4

3

ADR1 ADR2 ADR3 ADR4 ADR5 ADR6 ADR7 ADR8 ADR9 ADR10 ADR11 ADR12 ADR13 ADR14 ADR15 ADR16 ADR17 ADR18 ADR19 ADR20 #CE3 #OE #WE #CE3 #OE #WE

2

U3 A0 DQ0 A1 DQ1 A2 DQ2 A3 DQ3 A4 DQ4 DQ5 A5 DQ6 A6 DQ7 A7 A8 DQ8 A9 DQ9 A10 DQ10 A11 DQ11 A12 DQ12 A13 DQ13 A14 DQ14 A15 A16 DQ15/A-1 A17 A18/NC BYTE A19/NC VPP 26 CE #WP 28 OE RP 11 WE RB FLASH_1024KX16 or FLASH_512x16 100ns TSOP48 25 24 23 22 21 20 19 18 8 7 6 5 4 3 2 1 48 17 16 9 27 VSS 46 VSS

VCC 37

29 31 33 35 38 40 42 44 30 32 34 36 39 41 43 45 47 13 14 12 15

DATA0 DATA1 DATA2 DATA3 DATA4 DATA5 DATA6 DATA7 DATA8 DATA9 DATA10 DATA11 DATA12 DATA13 DATA14 DATA15 R66 0R0 R67 #RESET 0R0 R68 NS-0R0 ZERO OHM RESISTOR REQUIRED FOR SOME 16MB DEVICES A19 ON PIN 15

3

INSTALL ZERO OHM RESISTORS FOR INTEL AND MICRON FLASH SUPPORT. DO NOT INSTALL FOR OTHER VENDORS.

2

#RESET

1
Title

1
Production - FLASH ROM Memory
Size Document Number Rev

A4 Ravisent Proprietary Information
Date:

101599
Tuesday, December 26, 2000 Sheet 3 of 16

1.1

A

B

C

D

E

A

B

C

D

E

Dedicated System Memory (Optional)
DATA[0..15] ADR[0..20] DATA[0..15] ADR[0..20] U20/1 ADR1 ADR2 ADR3 ADR4 ADR5 ADR6 ADR7 ADR8 ADR9 ADR10 ADR11 ADR12 ADR15 ADR16 #SDRAS #SDCAS #SDWE #SDCS0 DQML DQMH RAMCLK #SDRAS #SDCAS #SDWE #SDCS0 DQML DQMH RAMCLK 23 24 25 26 29 30 31 32 33 34 22 35 21 20 18 17 16 19 15 39 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12_BA1 A13_BA0 RAS CAS WE CS LDQM UDQM D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 2 4 5 7 8 10 11 13 42 44 45 47 48 50 51 53 DATA0 DATA1 DATA2 DATA3 DATA4 DATA5 DATA6 DATA7 DATA8 DATA9 DATA10 DATA11 DATA12 DATA13 DATA14 DATA15

4

4

3

3

R69 75R

R70 75R

R71 75R

R72 75R

R73 75R

R74 75R

R75 75R

C4 47pF

C5 47pF

C6 47pF

C7 47pF

C8 47pF

C9 47pF

C10 47pF

2

38 CLK VCC3 37 CKE SDRAM_4MX16 TSOP(II)54 125MHz 3.3V U20/2 ADR1 21 DATA0 D0 2 DATA1 ADR2 22 A0 A1 D1 3 DATA2 ADR3 23 D2 5 DATA3 ADR4 24 A2 D3 6 DATA4 ADR5 27 A3 D4 8 DATA5 ADR6 28 A4 D5 9 DATA6 ADR7 29 A5 D6 11 DATA7 ADR8 30 A6 D7 12 ADR9 31 A7 ADR10 32 A8 DATA8 D8 39 DATA9 ADR11 20 A9 D9 40 DATA10 ADR12 19 A10 2 42 A11 D10 43 DATA11 D11 45 DATA12 17 RAS D12 46 DATA13 16 CAS D13 48 DATA14 15 WE D14 49 DATA15 18 CS D15 14 LDQM 36 UDQM Overlap footprints of /1 and /2 parts 35 CLK 34 CKE VCC3 NS-SDRAM_1MX16 125MHz 3.3V TSOP(II)50_400

1
Title

1
Note: Ravisent Proprietary Information - place RC termination close to U5 - route SDCLK as short as possible - 125MHz SDRAMs are required
Size

Production - System DRAM Memory
Document Number Rev

A4
Date:

101599
Tuesday, December 26, 2000 Sheet 4 of 16

1.1

A

B

C

D

E

A

B

C

D

E

Decoder / SMI Memory
4
MD[0..15] MA[0..13] MD[0..15] MA[0..13] U4 MA0 MA1 MA2 MA3 MA4 MA5 MA6 MA7 MA8 MA9 MA10 MA11 MA12 MA13 #SMIRAS #SMICAS #SMIWE #SMICS0 SMIDQML SMIDQMU SMICLK #SMIRAS #SMICAS #SMIWE #SMICS0 SMIDQML SMIDQMU SMICLK VCC3 R76 75R R77 75R R78 75R R79 75R R80 75R R81 75R R82 75R 23 24 25 26 29 30 31 32 33 34 22 35 21 20 18 17 16 19 15 39 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12_BA1 A13_BA0 RAS CAS WE CS LDQM UDQM D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 2 4 5 7 8 10 11 13 42 44 45 47 48 50 51 53 MD0 MD1 MD2 MD3 MD4 MD5 MD6 MD7 MD8 MD9 MD10 MD11 MD12 MD13 MD14 MD15

4

3

3

38 CLK 37 CKE SDRAM_4MX16 125MHz 3.3V TSOP(II)54

2

C11 47pF

C12 47pF

C13 47pF

C14 47pF

C15 47pF

C16 47pF

C17 47pF

ROUTE SMICLK IN A LOOP FROM 5508 PIN 95 TO SDRAM THEN BACK TO 5508 PIN 82

2

1
Title

1
Note: Ravisent Proprietary Information - place RC termination close to U6 - route SDCLK as short as possible - 125MHz SDRAMs are required
Size

Production - Decoder SDRAM Memory
Document Number Rev

A4
Date:

101599
Tuesday, December 26, 2000 Sheet 5 of 16

1.1

A

B

C

D

E

A

B

C

D

E

4

4

ADR[0..20] #FERESET

ADR[0..20] #FERESET #CE1 R/#W #ATAPI_WR #ATAPI_RD

ATAPI ADR[0..20] #FERESET #CE1 R/#W #ATAPI_WR #ATAPI_RD 07-ATAPI TVM502 #FERESET SCL SDA OPEN CLOSE #SENSE #PUSH 08-TVM502

DATA[0..15]

DATA[0..15]

DATA[0..15]

3

#CE1 R/#W #ATAPI_WR #ATAPI_RD

3
FEINT FEINT FEINT

#FERESET SCL SDA OPEN CLOSE #SENSE #PUSH SCL SDA OPEN CLOSE #SENSE #PUSH

DATA BCLK FLAG SYNC

DATA BCLK FLAG SYNC

DATA BCLK FLAG SYNC

FEINT

FEINT

2

2

1
Title

1
Production - Front End Options
Size Document Number Rev

Ravisent Proprietary Information

A4
Date:

101599
Tuesday, December 26, 2000 Sheet 6 of 16

1.1

A

B

C

D

E

A
VCC R83 10K

B
VCC R84 1K VCC R85 10K

C

D

E

4

DATA[0..15] ADR[0..20]

DATA[0..15] ADR[0..20] J2 HEADER2X20 SHROUDED HA0 35 RESET HA1 33 CS0 HA2 36 CS1 HD0 17 IOW HD1 15 IOR HD2 13 HD3 11 DMARQ HD4 9 DMACK HD5 7 HD6 5 IOCHRDY HD7 3 HIO16 PDIAG HD8 4 HD9 6 INTRQ HD10 8 HD11 10 HD12 12 DASP HD13 14 CSEL HD14 16 HD15 18 20 KEY GND GND GND GND GND 40 GND 30 GND 26

4

#FERESET

#FERESET ADR19 R88 ADR20 R90

1 220R 37 220R 38 23 25

R86 R87 R89 DD0 DD1 DD2 DD3 DD4 DD5 DD6 DD7 DD8 DD9 DD10 DD11 DD12 DD13 DD14 DD15

220R ADR16 220R ADR17 220R ADR18

VCC3 2 3 4 5 6 7 8 9 U5 A1 A2 A3 A4 A5 A6 A7 A8 B1 B2 B3 B4 B5 B6 B7 B8 18 17 16 15 14 13 12 11 DATA0 DATA1 DATA2 DATA3 DATA4 DATA5 DATA6 DATA7

#ATAPI_WR #ATAPI_RD

#ATAPI_WR #ATAPI_RD TP13 TP14

21 29 27 32 34 31 39 R91 10K 28 2 19 22 24

3
FEINT FEINT

1 19 DIR OE 20 VCC 74LC245 2 3 4 5 6 7 8 9 U6 A1 A2 A3 A4 A5 A6 A7 A8 18 17 16 15 14 13 12 11 DATA8 DATA9 DATA10 DATA11 DATA12 DATA13 DATA14 DATA15

3

B1 B2 B3 B4 B5 B6 B7 B8

2

R/#W #CE1

R/#W #CE1

1 19 DIR OE 20 VCC 74LC245

2

1
Title

1
Production - ATAPI Interface
Size Document Number Rev

A4 Ravisent Proprietary Information
Date:

101599
Tuesday, December 26, 2000 Sheet 7 of 16

1.1

A

B

C

D

E

A

B

C

D

E

4
C19

VCC-S

L1

J3 1 2 C20 .1uF C21 47uF C18 .1uF LOCKHEADER2 U7 10 OUT2 9 P2 J4 2 1 4 3 6 5 8 7 10 9 PICOFLEX10 FFC10 CAN BE STUFFED IN SAME FOOTPRINT C23 .1uF R92 15R 1/4W +8V OPEN CLOSE 8 VCC1 7 VCC2 C22 .1uF OPEN CLOSE 6 IN2 5 IN1 4 V2 3 P1 2 OUT1 1 GND LB1641

4

22uH .1uF L2 22uH +12V +8V VCC3-S TRAY MOTOR NS R333 0R0 R334 VCC-S

3

3

C24 100uF 16V 1

3 D1 6.8V +12V

VCC

+8V +12V

VCC-S VCC3-S J10 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 FFC19 FFC12 CAN BE STUFFED IN SAME FOOTPRINT R95 12K1 1% R97 0R0 R98 100K 7V R100 10K0 1% C25 .1uF 3 2 8 + U8A LM393 4 R99 0R0 #PUSH R96 0R0 R93 1K R94 1K #SENSE

SYNC FLAG DATA BCLK #FERESET FEINT SCL SDA

SYNC FLAG DATA BCLK #FERESET FEINT SCL SDA

SYNC FLAG DATA BCLK #FERESET FEINT SCL SDA

1

2
R102 R103 0R0 NS

R101 5K6 5 6 R104 10K C26 .1uF

U8B LM393 7

TRAY MOTOR TVM DRIVE TRAY MOTOR POWER TVM502A --> 12V TVM502B --> 8V

+ 4

in1, in2, out1, out2 pin5, pin6, pin2, pin10 0, 0, 0, 0 (idle) 0, 1, 0, 1 (open) 1, 0, 1, 0 (close) 1, 1, 0, 0 (brake) * Tray motor must be in idle state for push sense to operate

2

8

1

3 SOT23 6V8 1 2
Title

1

Production - TVM502 Drive Interface
Size Document Number Rev

A3 Ravisent Proprietary Information
Date:

101599
Tuesday, December 26, 2000 Sheet 8 of 16

1.1

A

B

C

D

E

A

B

C
Stuffed, if no ext. PLL is used VCC OSC1 1 NC

D

E

4

4
VCC 8

4 GND CLK 5 27MHz Optional for better SPDIF support VCC VCC3 R105 33R MCK0 10 MCK0 11 R106 NS R107 U10-1 0R0 SCKO1 12 SCKO2 14 15 GND SCKO3 17 SCKO4 13 PLL1700 256fs 384fs 768fs R108 R110 R111 R112 R113 NS NS NS NS NS VCC3 U11 PR 7 2 D 1 CLK Q 5 Q 3 R117 NS 1 7 7W34 U10-3 5 7W34 R114 0R0 R109 NS R346 NS PCMCLK PCMCLK R346 CAN BE INSTALLED INSTEAD OF U10 FOR APPLICATIONS WITH NO BACK PANEL PIXCLK

3

#BPRESET ML MD MC C27 33pF C28 33pF

U9 #BPRESET 18 RESET ML 1 ML/SR0 MD 19 MD/FS0 MC 20 MC/FS1 5 XT2 Y1 27MHz 6 XT1 2 MODE 9 NC

VDD 3 VDDPLL 8 VDD3 16

PIXCLK

3
AUDCLK AUDCLK

GND GNDPLL

3

R115 0R0

2

NS R118 NS Stuffed, if ext. PIXCLK source

4 7

R116

2

NS-TC7W74FU Stuffing options for back panel DACs

1
Title

6

CL

1
Production - System and Audio Clocks
Size Document Number Rev

A4 Ravisent Proprietary Information
Date:

101599
Tuesday, December 26, 2000 Sheet 9 of 16

1.1

A

B

C

D

E

A

B

C

D

E

4

4

VCC U12 1 C1+ VCC 16 C30 .1uF 3 C14 C2+ C31 .1uF TXD RTS RXD CTS 5 C2V11 TIN1 TOUT1 10 TIN2 TOUT2 12 ROUT1 RIN1 9 ROUT2 RIN2 MAX232 R119 R120 R121 R122 NS NS NS NS 6 14 7 13 8 TXD_B RTS_B RXD_B CTS_B J7 1 2 3 4 5 6 7 8 9 10 HEADER2X5 SHROUDED GND 15 V+ 2 C32 .1uF DB9 PINOUT (FEMALE) TXD RXD CTS RTS GND : : : : : 2 3 7 8 5

3

C29 .1uF

3

2

2

1
Title

1
Production - RS232 Transceiver
Size Document Number Rev

A4
Date:

101599
Tuesday, December 26, 2000 Sheet 10 of 16

1.1

A

B

C

D

E

A
BACK PANEL PIO FUNCTIONS SIGNAL HIGH/LOW

B

C

D

E

BPPIO0 -- 4:3/16:9 BPPIO1 -- POWER/STANDBY

VCC #BPRESET SPDIF_OUT DAC_DATA DAC_PCMCLK DAC_SCLK DAC_LRCLK DAC_DATA0 DAC_DATA1 DAC_DATA2 #BPRESET SPDIF_OUT DAC_DATA DAC_PCMCLK DAC_SCLK DAC_LRCLK DAC_DATA0 DAC_DATA1 DAC_DATA2 BPPIO0 BPPIO1 BPPIO2 BPPIO3 SCL SDA

J11 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 FFC20 J12

4

BPPIO2 -BPPIO3 --

4

PLAYER REAR PANEL CONNECTOR

R123 0R0

DAC_DATA0

3

R124 NS

DAC_DATA

BPPIO0 BPPIO1 BPPIO2 BPPIO3 SCL SDA

3

VCC-PCM C33 U13 DAC_SCLK DAC_LRCLK DAC_PCMCLK R127 75R C37 47pF SDATA 1 SDATA 2 SCLK 3 LRCLK 4 MCLK CS4335 6 VA 7 10uF ELCO 16V R125 562R R126 1% 100K 1% C34 1500pF LEFT RIGHT AOUTR 5 C35 10uF ELCO 16V R128 562R R129 1% 100K 1% C36 1500pF

TV/DVD 1 SPDIF 2 OUTPUT LOCKHEADER2 J13 TV/DVD 1 2 AUDIO 3 OUTPUT LOCKHEADER3

AOUTL 8

2

AGND

2

1
Title Size

1
Production - Audio Output
Document Number Rev

Ravisent Proprietary Information

A4
Date:

101599
Tuesday, December 26, 2000 Sheet 11 of 16

1.1

A

B

C

D

E

A

B

C
VCC3 +12V

D
+8VA -8VA +5VA J14 1 2 3 4 5 6 7 8 PLAYER 9 10 REAR 11 PANEL 12 13 14 15 16 17 18 19 20 FFC20 J15 +12V

E

E
VIDEOFILTER RED GREEN BLUE CHROMA LUMA RED GREEN BLUE CHROMA LUMA CVBS RED GREEN BLUE CHROMA LUMA RED_OUT GREEN_OUT BLUE_OUT CHROMA_OUT LUMA_OUT RED_OUT GREEN_OUT BLUE_OUT CHROMA_OUT LUMA_OUT CVBS_OUT

E

D

CVBS

CVBS CVBS_OUT 13-VIDEO AMP

D

C
R132 STANDBY 10K BC848BL Q2 1 R133 10K 3 2

R130 10K R131 1 10K 2 Q1 BC858BL 3 R336 100R

1 2 3 4 5 DVD/TV 6 OUTPUT 7 8 9 10 LOCKHEADER10

C

3

B
3 SOT23 848 1 2

SOT23 858 1 2

B

A

Title

A
Production - Video Outputs
Document Number Rev

Size

Ravisent Proprietary Information

A4
Date:

101599
Tuesday, December 26, 2000 Sheet 12 of 16

1.1

A

B

C

D

E

A
NS R134 VCC-DENC C38 R136 8R2 C39

B

C
NS R135

D

E

VCC-DENC C40 3300pF R139 825R 1% C43 CHROMA RED_OUT 100uF 16V R144 200R 1% 1 R145 2K21 1% R141 12R1 1% 2 Q4 2N2907 3 R147 75R0 1% TP18 L4 2.7uH C46 390pF CHROMA_OUT C47 390pF R137 8R2 C41 .1uF

4
TP15 C42 RED 100uF 16V R142 200R 1%

3300pF R138 825R 1% R140 12R1 1% 2 Q3 2N2907 1 3 R143 2K21 1% R146 75R0 1%

.1uF

4

TP16 TP17 L3 2.7uH C44 390pF

C45 390pF

NS

R148 VCC-DENC

NS

R149 VCC-DENC

3
C48 3300pF R152 825R 1% C52 GREEN 100uF 16V R156 200R 1% R154 12R1 1% 2 Q5 2N2907 1 3 R157 2K21 1% R160 75R0 1% TP21 L5 2.7uH C54 390pF GREEN_OUT C55 390pF LUMA 100uF 16V R158 200R 1% R150 8R2 C49 .1uF R153 825R 1% C53 1 R159 2K21 1% C50 3300pF R155 12R1 1% 2 Q6 2N2907 3 R161 75R0 1% TP22 L6 2.7uH C56 390pF LUMA_OUT C57 390pF R151 8R2 C51 .1uF

3

TP19

TP20

NS

R162 VCC-DENC C58 3300pF R164 8R2 C59 .1uF R167 825R 1% C63 CVBS BLUE_OUT C65 390pF 100uF 16V R172 200R 1%

NS

R163

2
VCC-DENC C60 3300pF R169 12R1 1% 2 Q8 2N2907 1 3 R173 2K21 1% R175 75R0 1% TP26 L8 2.7uH C66 390pF CVBS_OUT C67 390pF R165 8R2 C61 .1uF 3 SOT23 2907 1 2

2

TP23 C62 BLUE 100uF 16V R170 200R 1%

R166 825R 1%

R168 12R1 1% 2 Q7 2N2907 1 3 TP25 L7 2.7uH C64 390pF

TP24

R171 2K21 1%

R174 75R0 1%

1

1

Title

Production - Video Buffers / Filters
Size Document Number Rev

A3 Ravisent Proprietary Information
Date:

101599
Tuesday, December 26, 2000 Sheet 13 of 16

1.1

A

B

C

D

E

A

B

C

D

E

4

4

IR1 TSOP1840 VCC OUT GND VCC VCC R337 100R C152 10uF 16V ELCO R342 R344 R345 0R0 0R0 0R0 C153 NS C154 NS C155 NS-47pF R343 0R0

R338 4K7

R339 4K7

R340 4K7

R341 4K7

3

FPIR FPDATA FPCLK FPSTB

FPIR FPDATA FPCLK FPSTB

1 2 3

3

VCC

J16 1 2 3 4 5 6 LOCKHEADER6

2

2

VCC SCL SDA SCL SDA

J17 1 I2C HEADER 2 3 4 LOCKHEADER4

1
Title

1
Production - Front Panel
Size Document Number Rev

A4
Date:

101599
Tuesday, December 26, 2000 Sheet 14 of 16

1.1

A

B

C

D

E

A

B

C

D

E

4
SCL SDA SCL SDA U14 6 SCL A0 1 5 SDA A1 2 A2 3 WC 7 24C02 3-5V VCC VCC U15 SDA 5 VCC 8 SCL 6 SDA SCL RESET 3 1 NC/XIN VCC R335 1K R178 NS-0R0

4

3

WP/VBACK 7 4 2 NC/XOUT GND NS-X4043

R179 0R0

3

C70 NS-.1uF U16 3 MR VCC 4 1 GND RST 2 NS-TC1270

VCC

2
PUSHBUTTON SWITCH 1 4 1 2 2 3 S1 3 4 JP7 JUMPER2

VCC C71 R180 10K U17 1 MR RESET 8 2 VCC RESET 7 3 GND NC 6 4 PFI PFO 5 .1uF

2

POWERON R181 10K

PINS 1 AND 2 ARE CONNECTED INTERNALLY PINS 3 AND 4 ARE CONNECTED INTERNALLY VCC

ADM707

1

U20 2 VCC 1 3 GND RST DS1812 3 SOT23 DS1812 1 2
Title

1

Production - Serial EEPROM and Reset
Size Document Number Rev

Ravisent Proprietary Information

A3
Date:

101599
Tuesday, December 26, 2000 Sheet 15 of 16

1.1

A

B

C

D

E

A
J8 +5V +3.3V 1 2 3 VCC VCC3 +12V

B
-8VA +8VA

NS-NDS8934 VCC-S Q9-1 2 7 NS-NDS8934 VCC3-S Q9-2 1 8 4 5 3 6

C

D
LINEAR TECH DESIGNED OUT - USE ST OR NATIONAL 4 SOT-223 LD1117 1 2 3 +12V VCC U18 GND 3 VI C72 .1uF

ST-LD1117 SOT223 VO 2 TAB 4

E

+2V5 C73 10uF 16V C74 .1uF

4

+3.3V GND GND +12V -8VA +8VA

1

4 5 6 7 C78 8 100uF .1uF 16V FPPWD 100uF .1uF 16V 100uF .1uF 16V 100uF .1uF 16V 100uF .1uF 16V C79 C80 C81 C82 C83 C84 C85 C86 C87

R182 0R0

R183 0R0

GND

2 DPAK 78M08 1 3

U19 TMM DRIVE SUPPLY 1 VI VO 3 C76 78M08 DPAK

+8V C77

4

C75 .1uF

2

100uF .1uF 16V

ALTERNATE PACKAGE FOR HIGH CURRENT VCC JP8 +12V U21/1 TO-220 7805 1 2 3 C95 3 .1uF C103 37 .1uF C114 32 VCC3 R187 0R0 .1uF C120 10uF ELCO 16V 8 NS-.1uF C113 NS-10uF ELCO 16V VCC3 C125 16 NS-.1uF C129 VCC VDD VCC3 VDD3 NS-10uF ELCO 16V GND VSS R188 0R0 NS-.1uF C102 2 DPAK 78M05 1 3 C104 .1uF U21/2 1 VI ANALOG 5V GND VO 3 C105 100uF 16V C106 .1uF GND 1 VI VO 3 +5VA

FPPWD

JUMPER2 U5 SDRAM-EMI +2V5 C88 C89 14 .1uF C96 .1uF C97 37 .1uF C107 .1uF C108 64 .1uF C115 .1uF C116 94 .1uF C121 .1uF C122 119 .1uF C126 .1uF 43 .1uF C130 .1uF C131 49 .1uF C133 L9 10uF ELCO 16V 22uH +2V5-PLL C137 22uF ELCO 16V 10uF ELCO 16V U3 TC4S81F VCC3 C138 5 .1uF U2 I2C EEPROM VCC C149 8 .1uF .1uF 14 .1uF U39 EEPROM/POR VCC C150 8 .1uF 10uF ELCO 16V OSC1 Oscillator VCC C139 8 .1uF U12 TC7W74F VCC3 C151 U11 TC7W34F VCC3 C140 16 .1uF C145 10uF ELCO 16V U13 MAX232 VCC C141 7 U2 CS4335 VCC L12 22uH +5VA L10 NS-22uH .1uF C146 10uF ELCO 16V VCC-PCM C142 .1uF C134 49 .1uF C135 10uF ELCO 16V 198 .1uF C117 3 .1uF C123 9 .1uF C127 43 .1uF C132 9 .1uF C128 171 .1uF C109 27 .1uF C118 3 .1uF C124 149 .1uF C98 14 .1uF C110 27 .1uF C119 +2V5 C90 1 .1uF C99 14 .1uF C111 VCC3 C91 1 .1uF C100 20 .1uF C112 10uF ELCO 16V U6 SDRAM-SMI VCC3 C92 20 .1uF C101 U7 & U8 74LVT16245 VCC3 C93 VCC U4 Flash ROM VCC-FLASH R186 C94 NS 37 U10 PLL VCC

3
4

2

U1 STi5508/80 VCC3

NS-7805 TO-220

3

47

81

78M05 DPAK

107

136

2

159

2

2

184

GNDA

VSSA

C136 .1uF

GND PROBES TP27 TP28 TP29 TP30

+5VA

L13 NS-22uH R348 0R0

VCC-DENC C156 NS-10uF ELCO 16V

L11 22uH

+2V5-PCM C144 22uF ELCO 16V

C143 .1uF

1

MOUNTING HOLES MH1 MH2 MH3 MH4 MH5 MH6

Ravisent Proprietary Information

1

L14 22uH

+2V5-DENC C148 22uF ELCO 16V

C147 .1uF

Title

Production - Power Supply and Decoupling
Size Document Number Rev

A3
Date:

101599
Tuesday, December 26, 2000 Sheet 16 of 16

1.1

A

B

C

D

E