Text preview for : wistron_la14_rsb_schematics.pdf part of Wistron la14 rsb schematics . Rare and Ancient Equipment Wistron Motherboard Материнская плата Wistron LA14 wistron_la14_rsb_schematics.pdf
Back to : wistron_la14_rsb_schemati | Home
5 4 3 2 1
Project code: 91.4BW01.001
LA1 4 Bloc k Dia gra m PCB P/N
REVISION
: 48.4BW01.01M
: SA
D
CLK GEN. Mobile CPU PCB STACKUP D
ICS 9LPRS365BKLFT (71.09365.A03)
Penryn 479 THERMAL EMC2102
SILEGO SLG8SP513VTR(71.08513.003) 32 TOP
3
4, 5 VCC
HOST BUS 667/800/[email protected] S
DDR2 DIMM1 SYSTEM DC/DC
S TPS51125 42
667/800 MHz 667/800MHz
Cantiga CRT
GND
INPUTS OUTPUTS
16 AGTL+ CPU I/F BOTTOM
19
DDR Memory I/F
DDR2 DIMM2 INTEGRATED GRAHPICS
LCD DCBATOUT
5V_S5
3D3V_S5
667/800 MHz 667/800MHz LVDS, CRT I/F 18
17 6,7,8,9,10,11
C X4 DMI SYSTEM DC/DC C
C-Link0 44
400MHz TPS51124
INPUTS OUTPUTS
Codec
ICH9M DCBATOUT
1D05V_S0
AZALIA 6 PCIe ports LAN 1D8V_S3
CX20561 PCIex1 TXFM RJ45
PCI/PCI BRIDGE Atheros 25 25
26 AR8114 24 RT9026 43
ACPI 2.0
AR8132 DDR_VREF_S0
MIC In 4 SATA 1D8V_S3
28 12 USB 2.0/1.1 ports DDR_VREF_S3
ETHERNET (10/100/1000MbE)
PCIex1 RT9018A 43
High Definition Audio Mini Card
LPC I/F Kedron a/b/g/n 1D8V_S3 1D5V_S0
OP AMP Serial Peripheral I/F
31
28
G1454 27 Matrix Storage Technology(DO) CPU DC/DC
B
LPC BUS B
INT.SPKR Active Managemnet Technology(DO) ISL6266A 41
INPUTS OUTPUTS
28 BIOS LPC
KBC Winbond
DCBATOUT
VCC_CORE_S0
Line Out KBC773L
W25X16 DEBUG 0.35~1.5V
16M Bits 34
(NO SPDIF) 33 CONN.34
12,13,14,15
CHARGER
BQ24745 46
Camera
USB Touch INT. INPUTS OUTPUTS
(USB) 18 Pad 35 KB 33
BT+
HDD SATA
SATA
20 DCBATOUT
DCBATOUT
CardReader MS/MS Pro/xD
USB
USB 30
A ODD SATA
SATA Realtek /MMC/SD
A
21 4 Port 23 RTS5159 5 in 1
30 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
Power Board
BLOCK DIAGRAM
Size Document Number Rev
36 A3
LA14 SB
Date: Thursday, May 07, 2009 Sheet 1 of 52
5 4 3 2 1
A B C D E
ICH9M Integrated Pull-up Cantiga chipset and ICH9M I/O controller
ICH9M Functional Strap Definitions Rev.1.5 page 92 Hub strapping configuration
ICH9 EDS 642879 and Pull-down Resistors Montevina Platform Design guide 22339
page 218
0.5
Signal Usage/When Sampled Comment ICH9 EDS 642879 Rev.1.5
HDA_SDOUT XOR Chain Entrance/ Allows entrance to XOR Chain testing when TP3 Pin Name Strap Description Configuration
PCIE Port Config1 bit1, pulled low.When TP3 not pulled low at rising edge SIGNAL Resistor Type/Value
Rising Edge of PWROK of PWROK,sets bit1 of RPC.PC(Config Registers: CL_CLK[1:0] PULL-UP 20K CFG[2:0] FSB Frequency 000 = FSB1067
offset 224h). This signal has weak internal pull-down Select 011 = FSB667
CL_DATA[1:0] PULL-UP 20K 010 = FSB800
others = Reserved
4 HDA_SYNC PCIE config1 bit0,
Rising Edge of PWROK.
This signal has a weak internal pull-down.
Sets bit0 of RPC.PC(Config Registers:Offset 224h)
CL_RST0# PULL-UP 20K
CFG[4:3] Reserved
4
DPRSLPVR/GPIO16 PULL-DOWN 20K CFG8
GNT2#/ PCIE config2 bit2, This signal has a weak internal pull-up. CFG[15:14]
GPIO53 Rising Edge of PWROK. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h) ENERGY_DETECT PULL-UP 20K CFG[18:17]
GPIO20 Reserved This signal should not be pulled high. HDA_BIT_CLK PULL-DOWN 20K
CFG5 DMI x2 Select 0 = DMI x2
GNT1#/ ESI Strap (Server Only) ESI compatible mode is for server platforms only. HDA_DOCK_EN#/GPIO33 PULL-UP 20K 1 = DMI x4 (Default)
GPIO51 Rising Edge of PWROK This signal should not be pulled low for desttop CFG6 iTPM Host 0= The iTPM Host Interface is enabled(Note2)
and mobile. HDA_RST# PULL-DOWN 20K Interface 1=The iTPM Host Interface is disalbed(default)
HDA_SDIN[3:0] PULL-DOWN 20K 0 = Transport Layer Security (TLS) cipher
Top-Block Sampled low:Top-Block Swap mode(inverts A16 for CFG7 Intel Management suite with no confidentiality
GNT3#/ Swap Override. all cycles targeting FWH BIOS space). HDA_SDOUT PULL-DOWN 20K engine Crypto strap 1 = TLS cipher suite with
GPIO55 Rising Edge of PWROK. Note: Software will not be able to clear the confidentiality (default)
Top-Swap bit until the system is rebooted HDA_SYNC PULL-DOWN 20K
0 = Reverse Lanes,15->0,14->1 ect..
without GNT3# being pulled down. GLAN_DOCK# The pull-up or pull-down active when configured for nativeCFG9 PCIE Graphics Lane 1= Normal operation(Default):Lane
GLAN_DOCK# functionality and determined by LAN controller Numbered in order
GNT0#: Boot BIOS Destination Controllable via Boot BIOS Destination bit GNT[3:0]#/GPIO[55,53,51] PULL-UP 20K
SPI_CS1#/ Selection 0:1. (Config Registers:Offset 3410h:bit 11:10). 0 = Enable (Note 3)
GPIO58 Rising Edge of PWROK. GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC. GPIO[20] PULL-DOWN 20K CFG10 PCIE Loopback enable 1= Disabled (default)
Integrated TPM Enable, Sample low: the Integrated TPM will be disabled. GPIO[49] PULL-UP 20K 00 = Reserve
Rising Edge of CLPWROK Sample high: the MCH TPM enable strap is sampled CFG[13:12] XOR/ALL 10 = XOR mode Enabled
SPI_MOSI low and the TPM Disable bit is clear, the LDA[3:0]#/FHW[3:0]# PULL-UP 20K 01 = ALLZ mode Enabled (Note 3)
Integrated TPM will be enable. 11 = Disabled (default)
LAN_RXD[2:0] PULL-UP 20K
3 DMI Termination Voltage, The signal is required to be low for desktop LDRQ[0] PULL-UP 20K
CFG16 FSB Dynamic ODT 0 = Dynamic ODT Disabled
1 = Dynamic ODT Enabled (Default) 3
Rising Edge of PWROK. applications and required to be high for
GPIO49 mobile applications. LDRQ[1]/GPIO23 PULL-UP 20K 0 = Normal operation(Default):
CFG19 DMI Lane Reversal Lane Numbered in Order
PME# PULL-UP 20K
1 = Reverse Lanes
PCI Express Lane Signal has weak internal pull-up. Sets bit 27 PWRBTN# PULL-UP 20K DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3)
SATALED# Reversal. Rising Edge of MPC.LR(Device 28:Function 0:Offset D8) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
of PWROK. SATALED# PULL-UP 15K
SPKR No Reboot. If sampled high, the system is strapped to the SPI_CS1#/GPIO58/CLGPIO6 PULL-UP 20K Digital Display Port 0 = Only Digital Display Port
Rising Edge of PWROK. "No Reboot" mode(ICH9 will disable the TCO Timer (SDVO/DP/iHDMI) or PCIE is operational (Default)
system reboot feature). The status is readable SPI_MOSI PULL-DOWN 20K CFG20 Concurrent with PCIe 1 =Digital display Port and PCIe are
via the NO REBOOT bit. operting simulataneously via the PEG port
SPI_MISO PULL-UP 20K
0 =No SDVO Card Present (Default)
TP3 XOR Chain Entrance. This signal should not be pull low unless using SPKR PULL-DOWN 20K SDVO_CTRLDATA SDVO Present
Rising Edge of PWROK. XOR Chain testing. 1 = SDVO Card Present
TACH_[3:0] PULL-UP 20K
0 = LFP Disabled (Default)
GPIO33/ Flash Descriptor Sampled low:the Flash Descriptor Security will be TP[3] PULL-UP 20K Local Flat Panel
HDA_DOCK Security Override Strap overridden. If high,the security measures will be L_DDC_DATA (LFP) Present 1= LFP Card Present; PCIE disabled
_EN# Rising Edge of PWROK in effect.This should only be enabled in manufacturing USB[11:0][P,N] PULL-DOWN 15K
environments using an external pull-up resister. NOTE:
1. All strap signals are sampled with respect to the leading edge of
the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the
2 Flash-decriptor section of the Firmware. This 'Soft-Strap' is 2
activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG/12/CFG13 straps can be enabled at any time.
SMBus
EMC2102 Thermal
USB Table
KBC
USB
BAT_SCL
Pair Device BATTERY
PCIE Routing 0 USB1
LANE1 LAN Atheros AR8114A
1 NC
LANE2 MiniCard WLAN
2 NC
LANE3 NC
3 MINIC1
LANE4 NC
4 WEBCAM
LANE5 NC
5 NC
LANE6 NC
1 6 NC ICH9M
1
7 Bluetooth
Wistron Corporation
8 NC 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
9 USB2(High speed)
Title
10 NC SMBC_ICH 9LPRS365BKLFT
Reference
11 CardReader Size Document Number Rev
A3
DDR LA14 SB
Date: Thursday, May 07, 2009 Sheet 2 of 52
A B C D E
1D05V_S0 3D3V_S0 3D3V_S0
3D3V_S0 1015 modify component size of R95 R302 1015 modify component size of R87
SB 1
1124 add R302 1 2 1231modify R80 1015 modify component size of R80
1 R95 2 3D3V_48MPWR_S0 0R2J-2-GP DY 3D3V_CLKGEN_S0 1 R87 2
3D3V_S0 3D3V_CLKPLL_S0 1 R80 2 0R0402-PAD
1
1
1
1
1
1
1
1
0R2J-2-GP C221 C227 0R2J-2-GP C204 C179 C226 C224 C155 C205
1
1
1
1
1
1
1
SC1U16V3ZY-GP
SC1U16V3ZY-GP
DY C165 C149 C176 C156 C196 C173 C152 DY
SC4D7U6D3V3KX-GP
SCD1U16V2ZY-2GP
SC4D7U10V5ZY-3GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
SC4D7U10V5ZY-3GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
DY DY DY DY
2
2
2
2
2
2
2
2
4
3
2
1
DY
2
2
2
2
2
2
2
SRN10KJ-6-GP
RN61
4 1 4
5
6
7
8
3D3V_CLKGEN_S0 0915 add EC34 for EMI demand 1222 modify R87
RN62
24 PCIE_REQ_LAN# 1 8 PCIE_REQ_LAN#_R CLK_ICH14 PCLK_KBC PCLK_ICH CLK48_ICH CLK48_5159
13 SATACLKREQ# 2 7 PCLKCLK0
1
1
1
1
1
SC5P50V2CN-2GP
SC5P50V2CN-2GP
SC5P50V2CN-2GP
31 PCIE_REQ_MINI# 3 6 PCIE_REQ_MINI#_R 3D3V_48MPWR_S0 3D3V_CLKPLL_S0
SC5P50V2CN-2GP