Text preview for : foxconn_irx-5040_mbx-187_r1.3_schematics.pdf part of Foxconn irx-5040 mbx-187 r1.3 schematics Foxconn Материнская плата Foxconn IRX-5040 foxconn_irx-5040_mbx-187_r1.3_schematics.pdf



Back to : foxconn_irx-5040_mbx-187_ | Home

CR-1 : @PWB_LIB.MBX187(SCH_1):PAGE1




8 7 6 5 4 3 2 1
REVISIONS
SONY CONFIDENTIAL ZONE LTR DESCRIPTION DATE APPR.




F F




IRX-5040 SCHEMATICS
MAIN SYSTEM BOARD MBX-187
TABLE OF CONTENTS
E

BLOCK PAGE REF. NO. DESCRIPTIONS FOR FOXCONN E




TITLE 1 - INDEX (THIS PAGE)

2 (CPU-1) 1 - 99 CPU (1/2)
1 CPU 3 (CPU-2) 100 - 199 CPU (2/2)
REV. 1.300
2 CLKGEN 4 (CLKGEN) 200 - 299 CLOCK GENERATOR

5 (SCH-1) 300 - SCH (1/6)
3 SCH 6 (SCH-2) - 399 SCH (2/6)
7 (SCH-3) 400 - SCH (3/6)
D 8 (SCH-4) - 499 SCH (4/6) D
9 (SCH-5) 500 - 599 SCH (5/6)
10 (SCH-6) 600 - 699 SCH (6/6)


4 MEMORY 11 (MEMORY) 700 - 799 DDR2 MEMORY

5 LPC 12 (LPC) 800 - 899 LPC

13 (IF-1) 1000 - 1099 LCD BACKLIGHT CTRL & LCD IF
6 IF 14 (IF-2) 1100 - 1199 IDE (HDD)
15 (IF-3) 1200 - 1299 CNX-422 & SWX-298 IF
16 (IF-4) 1300 - 1399 IFX-522 IF
C C
17 (POWER-1) 1500 - 1599 +VCPUCORE
7 POWER 18 (POWER-2) 1600 - 1699 +1.8VSUS/+2.5VRUN/+1.05VRUN/+1.5VRUN
19 (POWER-3) 1700 - 1799 +3VALW/+5VALW
20 (POWER-4) 1800 - 1899 LOAD SW
21 (POWER-5) 1900 - 1999 TIMING SEQUENCER
22 (POWER-6) 2000 - 2099 UL2 CIRCUIT
23 (POWER-7) 2100 - 2199 BATTERY CHARGER
24 (POWER-8) 2200 - 2299 +VDC_IN
25 (POWER-9) 2300 - 2399 UL CIRCUIT

8 DEBUG 26 (DEBUG) 2900 - 2999 DEBUG/POWER-CHECK/XDP CN
B B
9 VARIANCE 27 (VARIANCE) - VARIANCE




DRAWING:
SONY CORPORATION MBX-187
A A
VAIO BUSINESS DIVISION INDEX
LAST_MODIFIED=Sat May 9 17:03:02 2009
REV. PART NO.
-
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY
-
QTY 1 1.300 187843613
TO SONY CORPORATION (SONY). USE OR DISCLOSURE
WITHOUT THE WRITTEN PERMISSION OF AN OFFICER
SIZE DESIGNER
OF SONY IS EXPRESSLY FORBIDDEN.
COPYRIGHT (C) SONY CORPORATION 2009 C - - SHEET 1 OF 27

8 7 6 5 4 3 2 1
CR-2 : @PWB_LIB.MBX187(SCH_1):PAGE2




8 7 6 5 4 3 2 1
REVISIONS
SONY CONFIDENTIAL ZONE LTR DESCRIPTION DATE APPR.




F +3VRUN F


(CPU THERMAL SENSOR)
(98H)
+1.05VRUN




2



2




2
C2 Q2
0.1uF R6 RN2104FS
6.3V 1.0k H_PROCHOT# 2C5 17B5




3




2



2
H_PROCHOT_EC# 1




1
B IC2 12B3




1
1
LM95245CIMMX Q1 R28 R20
D SSM3K15FV-TL3SONYZ 120 470




3
VDD
6 4




1



1
OS*/A0 T_CRIT*
12B3 8B4 SMB_1CLK 8 SMBCLK D+ 2 THERMDA 2C5 1




2
12B3 8B4 SMB_1DATA 7 SMBDAT D- 3 C1 Q3




2




1
2
100pF 2SC6026MFV-TL3SOY
GND
25V R3




1
CH 100k
THERMDC PM_THRMTRP_CPU# 2 3 PM_THRMTRIP#




5
2C5 5C6 2C5 22C7




1
D
IC1 D D IC1
AC80566UE014DWSLB2H AC80566UE014DWSLB2H
E NOTES=VAR NOTES=VAR E
GROUP=CPU_BGA GROUP=CPU_BGA
+1.05VRUN +VCCP
5F3 H_A#<3> E22 A[3]* ADS* C26 H_ADS# 2B3 5E3 5F6 H_D#<0> Y27 D[0]* D[32]* AE8 H_D#<32> 5E6
5F3 H_A#<4> A22 A[4]* BNR* H25 H_BNR# 5D3 5F6 H_D#<1> AH27 D[1]* D[33]* AD7 H_D#<33> 5E6
5F3 H_A#<5> D21 A[5]* BPRI* G24 H_BPRI# 5D3 5F6 H_D#<2> Y31 D[2]* D[34]* AH15 H_D#<34> 5D6
5F3 H_A#<6> E24 A[6]* 5F6 H_D#<3> AC30 D[3]* D[35]* AF9 H_D#<35> 5D6




18C1
5F3 H_A#<7> B17 A[7]* DEFER* B27 H_DEFER# 5D3 5F6 H_D#<4> AE30 D[4]* D[36]* AH9 H_D#<36> 5D6




2



2
5F3 5B1 H_A#<8> A18 A[8]* DRDY* W28 H_DRDY# 5D3 5F6 H_D#<5> AF29 D[5]* D[37]* AE10 H_D#<37> 5A1 5D6




ADDR GROUP 0
5E3 H_A#<9> B23 A[9]* DBSY* D29 H_DBSY# 5D3 R15 R27 5E6 H_D#<6> AA26 D[6]* D[38]* AJ16 H_D#<38> 5D6




DATA GRP 2
DATA GRP 0
3F7
5E3 H_A#<10> A16 A[10]* 56 1.0k 5E6 H_D#<7> AB31 D[7]* D[39]* AF13 H_D#<39> 5D6
5E3 H_A#<11> E18 A[11]* BR0* C28 H_BREQ#0 5D3 5E6 H_D#<8> W30 D[8]* D[40]* AF7 H_D#<40> 5D6
H_A#<12> D15 H_D#<9> AC28 AF15 H_D#<41>




1



1
5E3 A[12]* 5E6 D[9]* D[41]* 5D6




CONTROL




3E7
5E3 H_A#<13> B19 A[13]* IERR* H1 5E6 5B1 H_D#<10> AD31 D[10]* D[42]* AH13 H_D#<42> 5D6
5E3 5B1 H_A#<14> A20 A[14]* INIT* F31 H_INIT# 2A3 3B5 5C6 5E6 H_D#<11> AF27 D[11]* D[43]* AJ14 H_D#<43> 5D6
5E3 H_A#<15> D17 A[15]* 5E6 H_D#<12> AD27 D[12]* D[44]* AJ12 H_D#<44> 5D6




3C3
5E3 H_A#<16> B15 A[16]* LOCK* D25 H_LOCK# 5C3 5E6 H_D#<13> AG28 D[13]* D[45]* AH7 H_D#<45> 5D6
5E3 5B1 H_ADSTB#<0> D19 ADSTB[0]* +1.05VRUN +VCCP 5E6 5B1 H_D#<14> AB25 D[14]* D[46]* AJ8 H_D#<46> 5D6
RESET* M5 H_CPURST# 2A3 5D3 26C6 5E6 H_D#<15> AC26 D[15]* D[47]* AJ10 H_D#<47> 5A1 5D6




2E5
5C3 H_REQ#<0> B25 REQ[0]* RS[0]* D27 H_RS#<0> 5C3 5D3 5B1 H_DSTB0#- AA28 DSTBN[0]* DSTBN[2]* AH11 H_DSTB2#- 5A1 5D3
5C3 H_REQ#<1> D23 REQ[1]* RS[1]* E28 H_RS#<1> 5C3 5D3 5B1 H_DSTB0#+ AA30 DSTBP[0]* DSTBP[2]* AF11 H_DSTB2#+ 5A1 5D3
5C3 H_REQ#<2> E20 REQ[2]* RS[2]* E26 H_RS#<2> 5C3 5D3 5B1 H_DINV#<0> AE28 DINV[0]* DINV[2]* AE12 H_DINV#<2> 5A1 5D3




2D4
5C3 H_REQ#<3> A24 REQ[3]* TRDY* F25 H_TRDY# 5C3
5C3 5B1 H_REQ#<4> B21 REQ[4]*
HIT* E30 H_HIT# 5D3 5E6 H_D#<16> AE24 D[16]* D[48]* AH5 H_D#<48> 5D6




2C8
HITM* F29 H_HITM# 5D3 5E6 H_D#<17> AC24 D[17]* D[49]* AB5 H_D#<49> 5D6
D 5E3 H_A#<17> B5 A[17]* 5E6 H_D#<18> AJ20 D[18]* D[50]* AJ6 H_D#<50> 5D6 D
5E3 H_A#<18> A12 A[18]* 5E6 H_D#<19> AE20 D[19]* D[51]* Y1 H_D#<51> 5D6
XDP/ITP SIGNALS




2C5
2


2


2


2




2
5E3 H_A#<19> D5 A[19]* BPM[0]* F1 ITP_BPM#<0> 26C6 5E6 H_D#<20> AJ22 D[20]* D[52]* AF5 H_D#<52> 5D6
5E3 H_A#<20> E12 A[20]* BPM[1]* E2 ITP_BPM#<1> 26C6 R10 R12 R13 R21 R14 5E6 H_D#<21> AF25 D[21]* D[53]* AG4 H_D#<53> 5D6
ADDR GROUP 1




DATA GRP 3
DATA GRP 1
5E3 H_A#<21> B9 A[21]* BPM[2]* F5 ITP_BPM#<2> 26C6 68 56 56 56 56 +VCCP 5E6 H_D#<22> AH25 D[22]* D[54]* AF3 H_D#<54> 5D6
5E3 5B1 H_A#<22> A6 A[22]* BPM[3]* D3 ITP_BPM#<3> 26C6 5E6 H_D#<23> AH23 D[23]* D[55]* AC6 H_D#<55> 5D6
H_A#<23> B13 E4 ITP_BPM#<4> H_D#<24> AH19 AE6 H_D#<56>




1


1


1


1




1
5E3 A[23]* PRDY* 26C6 5E6 D[24]* D[56]* 5D6
5E3 H_A#<24> E14 A[24]* PREQ* F7 ITP_BPM#<5> 26C6 5E6 H_D#<25> AF23 D[25]* D[57]* AE4 H_D#<57> 5D6
H_A#<25> A10 A[25]* H_D#<26> AE18 D[26]* D[58]* W4 H_D#<58>
18C1




5E3 5E6 5D6
5E3 H_A#<26> B7 A[26]* TCK L2 ITP_TCK 26B6 5E6 H_D#<27> AH17 D[27]* D[59]* AC2 H_D#<59> 5D6
5E3 H_A#<27> D13 A[27]* TDI N2 ITP_TDI 26B6 5E6 H_D#<28> AD19 D[28]* D[60]* AE2 H_D#<60> 5D6
5E3 H_A#<28> A8 A[28]* TDO M1 ITP_TDO 26C6 5E6 H_D#<29> AJ24 D[29]* D[61]* AD1 H_D#<61> 5C6
3F7




5E3 H_A#<29> C4 A[29]* TMS P1 ITP_TMS 26B6 5E6 H_D#<30> AJ18 D[30]* D[62]* AA2 H_D#<62> 5C6
5E3 5B1 H_A#<30> A14 A[30]* TRST* J4 ITP_TRST# 26C6 5E6 H_D#<31> AF19 D[31]* D[63]* AC4 H_D#<63> 5C6




2
5E3 H_A#<31> B11 A[31]* BR1* G26 5D3 H_DSTB1#- AF21 DSTBN[1]* DSTBN[3]* AB1 H_DSTB3#- 5D3
3E7




5E3 5B1 H_ADSTB#<1> D11 ADSTB[1]* R16 5D3 H_DSTB1#+ AH21 DSTBP[1]* DSTBP[3]* AA4 H_DSTB3#+ 5D3




2



2
1.0k 5D3 H_DINV#<1> AE22 DINV[1]* DINV[3]* Y5 H_DINV#<3> 5D3
THERM




G30 A20M* PROCHOT* H5 H_PROCHOT# 2F3 R11 R9 0.5%
3C3




H_PBE# J28 T5 THERMDA 17B5




1
FERR* THRMDA 56 56




18C1
5C6 2E4
H27 IGNNE* THRMDC U4 THERMDC 2E4 AJ26 GTLREF
MISC COMP[0] AE14 R22 27 1 2 0.5% (27.4_1%)




2
AD13 1 2




1



1
COMP[1] R24 56 0.5% (54.9_1%)
2E5




5C6 2A3 H_STPCLK# K1 STPCLK* THERMTRIP* T1 PM_THRMTRP_CPU# 2E3 5C6 R17 COMP[2] E16 R23 27 1 2 0.5% (27.4_1%)




3F7
5C6 2B3 H_INTR H31 LINT0 1 TP1 0.3 2.0k DNI R1 1 2 1.0k 0.5% P31 TEST1 COMP[3] F15 R25 56 1 2 0.5%
H CLK




D D D (54.9_1%)
5C6 2B3 H_NMI L28 LINT1 0.5% DNI R2 1 2 1.0k 0.5% T31 TEST2
2D4




H_SMI# J26 P29 CLK_CPU_BCLK+ G2 H_DPRSTP#




1
5C6 2B3 SMI* BCLK[0] 4D3 DPRSTP* 2A3 5C3 17E8



3E7
BCLK[1] R28 CLK_CPU_BCLK- 4D3 D D DPSLP* G6 H_DPSLP# 2A3 5C3
1 TP2 0.3 SL21 R30 BSEL[0] DPWR* V31 H_DPWR# 2A3 5D3
2C5




C AE16 RSVD7 4C7 CLK_BSEL1 1 2 M31 BSEL[1] PWRGOOD G4 H_PWRGDCPU 2B3 5C3 26C6 C
AF17 RSVD8 VSS0 K31 3C3 5C3 4C7 CLK_BSEL2 1 2 U28 BSEL[2] SLP* J2 H_CPUSLP# 2A3 5C3
+VCCP AD15 RSVD9 SL20 RSVD12 K27
AD17 RSVD10 RSVD11 A26 1 TP3 0.3 D 2 OF 4
2E5


D9 RSVD0 RSVD6 E6 1 TP4 0.3
D7 RSVD1
E8 RSVD2 FORCEPR* G28
2D4
2



2



2




E10 RSVD3
R8 R26 R7 L30 RSVD4 TEST4 U30
1.0k 120 1.0k J30 RSVD5
2C8




TEST3 V27
K29 AE26
1



1



1




RSVD13 CMREF[1]
+VCCP
1 OF 4
2




R18
1.0k
0.5%
1
2




DNI
2




C3 R19
0.1uF 1.0k
6.3V 0.5%
1




1




B
B