Text preview for : Acer Aspire 1800_Compal_LA-2271_ECQ60_Rev0.2.rar part of acer Aspire 1800 Compal LA-2271 ECQ60 Rev0.2 acer Acer Aspire 1800_Compal_LA-2271_ECQ60_Rev0.2.rar



Back to : Acer Aspire 1800_Compal_L | Home

A B C D E




1 1




2

Compal Confidential 2




ECQ60 Schematics Document
Desktop LGA-775 Package with Grantsdale + ICH6 + ATI M24-P


2004-08-09-C
3 3




REV: 1.0




4 4




Compal Electronics, Inc.
Title
Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
CustomECQ60 LA-2271 1A
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Monday, August 09, 2004 Sheet 1 of 54
A B C D E
A B C D E



Compal confidential Block Diagram
Model Name : ECQ60
File Name : LA-2271 Rev:0.2 Desktop Prescott
Part Number : DA8CQ60L000 Thermal Sensor Clock Generator
LGA-775 ADM1032ARM ICS954101
page 4,5,6
1 775pin page 5 page 14 1


HA#(3..31)
Fan Control LVDS, CRT, System Bus HD#(0..63)
page 40 800MHz
TV-OUT page 21,22
CONN
Memory BUS
PCIExpress (DDR) DDR SO-DIMM X2
x16-Lane
Grantsdale 2.6V 333/400MHz BANK 0, 1, 2, 3 page 11,12,13
VGA RAM 4Mx32 *4 ATI M24-P
page 19,20
page 15,16,17,18 BGA-1210 Pin
PIRQA#
page 7,8,9,10
USB port 3



Direct Media Interface TV-Tuner
2GB/s point-to-point(1GB/s each direction) (USB page
I/F) 34
2 2
IDSEL: AD20 USB port 0, 2, 4, 6 USBx4
IDSEL: AD18 PIRQA# USB port 7 USB port 1
PIRQG#, PIRQH# GNT#2, REQ#2
IDSEL: AD16 IDSEL: AD17
GNT#1, REQ#1 SERIRQ
GNT#4, REQ#4
PIRQE#
GNT#0, REQ#0
PIRQF#
GNT#3, REQ#3 PCI BUS Card Reader BlueTooth I/F
3.3V 33MHz 3.3V 48MHz
USB conn I/F page 40
ICH6 page 34
page 34



MINIPCI I/F 1394 Controller LAN BGA-609 Pin 3.3V 24.576MHz AC-LINK
BCM5788 CardBus
Slot 1 TI TSB43AB21A 3.3V ATA100
/BCM4401 ENE CB1410 page 23,24,25,26
page 33 page 30 page 31 page 28


1394
Connector
RJ45 Slot 0 LPC BUS
page 32 page 29
3
page 30 3.3V 33MHz 3




DC/DC Interface LED INDICATOR
Suspend SIO LPC47N217 ENE KB910 HDD CDROM AC97 Codec MDC
page 43 page 39 Base I/O Address 2Eh LPC to X-BUS
page 35 & KBC page 27 page 27 ALC250 page 36
page 41
page 37
Power Circuit Power On/Off FIR
DC/DC Reset & RTC page 34 Amplifier /
page BIOS CIR / LED /
44,45,46,47,48 page 39 page 38 Phone Jack/
49,50,51,52
Legacy I/O Option CD-PLAY Line In Jack/
Touch Pad CONN
page 37 Mic In Jack
4 4
page 42
Int.KBD
page 37 page 40
Compal Electronics, Inc.
Title
Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
CustomECQ60 LA-2271 1A
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Monday, August 09, 2004 Sheet 2 of 54
A B C D E
A B C D E




Voltage Rails Board ID Table for AD channel
Power Plane Description S0-S1 S3 S5 Vcc 3.3V +/- 5%
VIN Adapter power supply (19V) N/A N/A N/A
Ra 100K +/- 5%
Board ID Rb V AD_BID min V AD_BID typ V AD_BID max
B+ AC or battery power rail for power circuit. N/A N/A N/A
1
+CPU_CORE Core voltage for CPU ON OFF OFF
0 0 0 V 0 V 0 V 1



+V_FSB_VTT 1.2V rail for Processor I/O & GTL Termination ON OFF OFF
1 8.2K +/- 5% 0.216 V 0.250 V 0.289 V
+PCIE_1.2VS +PCIE_1.2VS power rail for VGA PCIExpress ON OFF OFF
2 18K +/- 5% 0.436 V 0.503 V 0.538 V
+1.3VS 1.3VS for DDR1 Termination ON OFF OFF
3 33K +/- 5% 0.712 V 0.819 V 0.875 V
+VGA_CORE VGA Core Power ON OFF OFF
4 56K +/- 5% 1.036 V 1.185 V 1.264 V
+1.5VS MCH & ICH Core Power ON OFF OFF
5 100K +/- 5% 1.453 V 1.650 V 1.759 V
+1.8VS 1.8V switched power rail ON OFF OFF
6 200K +/- 5% 1.935 V 2.200 V 2.341 V
+2.6V 2.6V power rail for DDR1 ON ON OFF
7 NC 2.500 V 3.300 V 3.300 V
+2.6VS 2.6VS switched power rail ON OFF OFF
+3VALW 3.3V always on power rail ON ON ON*
+3V 3.3V power rail ON ON OFF
+3VS 3.3V switched power rail ON OFF OFF
+5VALW 5V always on power rail ON ON ON*
+5VS 5V switched power rail ON OFF OFF Board ID PCB Revision
2 +12VALW 12V always on power rail ON ON ON* 2
0 0.1
+RTCVCC RTC power ON ON ON 1 0.2
* 2 0.3
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.
3 0.4
4
5
6
7

External PCI Devices
Device IDSEL# REQ#/GNT# Interrupts
VGA PIRQA
C ardBus AD20 2 PIRQA
LAN AD17 3 PIRQF

3
Mini-PCI AD18,AD22 1 PIRQG/PIRQH 3

1394 AD16 0 PIRQE



EC SM Bus1 address EC SM Bus2 address
Device Address Device Address
Smart Battery 0001 011X b ADM1032 1001 100X b
EEPROM(24C16/02) 1010 000X b
(24C04) 1011 000Xb


ICH6 SM Bus address
Device Address
Clock Generator
( ICS954101) 1101 001Xb
DDR DIMM0 1010 000Xb
4 4

DDR DIMM1 1010 010Xb



Compal Electronics, Inc.
Title
Notes
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
CustomECQ60 LA-2271 1A
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Monday, August 09, 2004 Sheet 3 of 54
A B C D E
A B C D E




+CPU_CORE




1 1




AM26




AM18
AM19




AM30




AM29
AG22




AC25


AN14
AD28

AC29



AC27



AC26




AC24
AC23

AN26
AN25
AN11
AN18


AD24


AN19




AC30




AN21

AC28



AD25


AD26
AE12
AE11




AE14




AE23
AE22



AE21

AE19

AE15




AE18
AF15
AL18




AJ26
W23
W24
W25




W30




W29




W26
AM9
M29




AC8




M30

M24




M25
M26
AB8
U24




N23

U29




N25




N30
K29

AL8




Y28



Y30


Y26




Y23




Y27
Y25




K27
T25




T30
J23




J28




M8
V8
K8




T8




L8
J8
JP20A




VCCP1
VCCP2
VCCP3
VCCP4
VCCP5
VCCP6
VCCP7
VCCP8
VCCP9
VCCP10
VCCP11
VCCP12
VCCP13
VCCP14
VCCP15
VCCP16
VCCP17
VCCP18
VCCP19
VCCP20
VCCP21
VCCP22
VCCP23
VCCP24
VCCP25
VCCP26
VCCP27
VCCP28
VCCP29
VCCP30
VCCP31
VCCP32
VCCP33
VCCP34
VCCP35
VCCP36
VCCP37
VCCP38
VCCP39
VCCP40
VCCP41
VCCP42
VCCP43
VCCP44
VCCP45
VCCP46
VCCP47
VCCP48
VCCP49
VCCP50
VCCP51
VCCP52
VCCP53
VCCP54
VCCP55
VCCP56
VCCP57
VCCP58
VCCP59
VCCP60
VCCP61
VCCP62
VCCP63
VCCP64
VCCP65
VCCP66
VCCP67
VCCP68
VCCP69
VCCP70
VCCP71
VCCP72
VCCP73
VCCP74
VCCP75
7 H_A#[3..31]
H_D#[0..63] 7
H_A#3 L5
H_A#4 A03# H_D#0
P6 A04# D00# B4
H_A#5 M5 C5 H_D#1
H_A#6 A05# D01# H_D#2
L4 A06# D02# A4
H_A#7 M4 C6 H_D#3
H_A#8 A07# D03# H_D#4
R4 A08# D04# A5
H_A#9 T5 B6 H_D#5
H_A#10 A09# D05# H_D#6
U6 A10# D06# B7
H_A#11 T4 A7 H_D#7
H_A#12 A11# D07# H_D#8
U5 A12# D08# A10
H_A#13 U4 A11 H_D#9
H_A#14 A13# D09# H_D#10
V5 A14# D10# B10
H_A#15 V4 C11 H_D#11
H_A#16 A15# D11# H_D#12
W5 A16# D12# D8
H_A#17 AB6 B12 H_D#13
H_A#18 A17# D13# H_D#14
W6 A18# D14# C12
H_A#19 Y6 D11 H_D#15
H_A#20 A19# D15# H_D#16
Y4 A20# D16# G9
H_A#21 AA4 F8 H_D#17
H_A#22 A21# D17# H_D#18
AD6 A22# D18# F9
H_A#23 AA5 E9 H_D#19
H_A#24 A23# D19# H_D#20
AB5 A24# D20# D7
2 H_A#25 AC5 E10 H_D#21 2
H_A#26 A25# D21# H_D#22
AB4 A26# D22# D10
H_A#27 AF5 F11 H_D#23
H_A#28 A27# D23# H_D#24
AF4 A28# D24# F12
H_A#29 AG6 D13 H_D#25
H_A#30 A29# D25# H_D#26
AG4 A30# D26# E13
H_A#31 AG5 G13 H_D#27
A31# D27# H_D#28
AH4 A32# D28# F14
AH5 G14 H_D#29
AJ5
AJ6
A33#
A34#
A35#
LGA-775 D29#
D30#
D31#
F15
G15
G16
H_D#30
H_D#31
H_D#32
7 H_REQ#[0..4] H_REQ#0
H_REQ#1
H_REQ#2
K4
J5
M6
REQ0#
REQ1#
(1/4) D32#
D33#
D34#
E15
E16
G18
H_D#33
H_D#34
H_D#35
H_REQ#3 REQ2# D35# H_D#36
K6 REQ3# D36# G17
H_REQ#4 J6 F17 H_D#37
REQ4# D37# H_D#38
7 H_ADS# D2 ADS# D38# F18
E18 H_D#39
D39# H_D#40
U2 AP0# D40# E19
U3 F20 H_D#41
R141 1 AP1# D41#
+V_FSB_VTT 2 62_0402_5% AD3 BINIT# D42# E21 H_D#42
H_IERR# AB2 F21 H_D#43
R116 1 IERR# D43#
+VTT_OUT_LEFT 2 62_0402_5% D44# G21 H_D#44
F3 E22 H_D#45
7 H_BR0# BR0# D45# H_D#46
7 H_BPRI# G8 BPRI# D46# D22
C2 G22 H_D#47
7 H_BNR# BNR# D47# H_D#48
7 H_LOCK# C3 LOCK# D48# D20
D17 H_D#49
3 D49# H_D#50 3
D50# A14
F28 C15 H_D#51
14 CLK_BCLK BCLK0 D51#
G28 C14 H_D#52
14 CLK_BCLK# BCLK1 D52#
B15 H_D#53
D53# H_D#54
D54# C18
B16 H_D#55
D55#