Text preview for : wistron_eiger_r1.0_schematics.pdf part of Wistron eiger r1.0 schematics . Rare and Ancient Equipment Wistron Motherboard Материнская плата Wistron Eiger wistron_eiger_r1.0_schematics.pdf
Back to : wistron_eiger_r1.0_schema | Home
5 4 3 2 1
SYSTEM DC/DC
Eiger Block Diagram Project code: 91.4Z501.001
PCB P/N : 48.4Z501.001
TPS51125
INPUTS OUTPUTS
43
REVISION : 07246- -1
5V_S5
CLK GEN. Mobile CPU DCBATOUT
3D3V_S5
D
ICS 9LPRS365BKLFT Penryn THERMAL EMC2102 D
3
23 PCB STACKUP
SYSTEM DC/DC
4, 5 TOP TPS51124 45
Port Replicator
HOST BUS 667/800/[email protected] CRT VCC INPUTS OUTPUTS
17
DDR2 DIMM1 S
DCBATOUT
1D05V_S0
667/800 MHz 667/800MHz LCD
Cantiga 15 S
1D8V_S3
12 GND
AGTL+ CPU I/F RT9026 44
DDR Memory I/F HDMI DDR_VREF_S0
DDR2 DIMM2 INTEGRATED GRAHPICS
18 BOTTOM 1D8V_S3
DDR_VREF_S3
667/800 MHz 667/800MHz LVDS, CRT I/F PCIex16
13 6,7,8,9,10,11 MXM CONN RT9018A 44
X4 DMI 1D8V_S3 1D5V_S0
C
INT.MIC C-Link0 30 C
35
400MHz
Line In G9131 44
Codec
ICH9M CardReader MS/MS Pro/xD
35 AZALIA
ALC888S 6 PCIe ports JMicro /MMC/SD
PCI/PCI BRIDGE PCIex1 27 5 in 1 27
VC 33 JMB385 3D3V_S0 2D5V_S0
ACPI 2.0
MIC In LAN
4 SATA PCIex1 TXFM RJ45 GFXCORE DC/DC
35 12 USB 2.0/1.1 ports Giga LAN 29 29 ISL6263 46
88E8071 28
ETHERNET (10/100/1000MbE)
INPUTS OUTPUTS
High Definition Audio
New card PWR SW
LPC I/F PCIex1 VGFXCORE
G577BR91U31 DCBATOUT
35 OP AMP Serial Peripheral I/F
31 0.7~1.25V
G1431Q 34 Matrix Storage Technology(DO) PCIex1
Mini Card CPU DC/DC
B
INT.SPKR Active Managemnet Technology(DO) Kedron a/b/g/n 32 B
PCIex1 ISL6266A 42
OP AMP Mini Card
35 Kedron a/b/g/n 32 INPUTS OUTPUTS
G1412 34 LPC BUS
Line Out DCBATOUT
VCC_CORE_S0
(SPDIF) 0.35~1.5V
19,20,21,22 BIOS
MODEM USB Winbond
RJ11 MDC Card KBC W25X80 LPC CHARGER
8M Bits BQ24745
25 Blue Tooth
Camera ENE3310
37 DEBUG 47
SPI (USB) CONN 37
25 (USB) 15 36 INPUTS OUTPUTS
Launch
SATA Buttom 38 BT+
BIOS/DASH eSATA 14
2Mb HDD SATA USB DCBATOUT
37
24
24
4 Port 26 Touch INT. DCBATOUT
Pad 36 KB 36 CIR
A
ODD SATA
SATA Finger
36 UMA A
24
Printer Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
BLOCK DIAGRAM
Size Document Number Rev
Custom
Eiger -1
Date: Tuesday, April 01, 2008 Sheet 1 of 50
5 4 3 2 1
A B C D E
ICH9M Integrated Pull-up Cantiga chipset and ICH9M I/O controller
ICH9M Functional Strap Definitions Rev.1.5 Hub strapping configuration
ICH9 EDS 642879 page 92
and Pull-down Resistors Montevina Platform Design guide 22339
page 218
0.5
Signal Usage/When Sampled Comment ICH9 EDS 642879 Rev.1.5
HDA_SDOUT XOR Chain Entrance/ Allows entrance to XOR Chain testing when TP3 Pin Name Strap Description Configuration
PCIE Port Config1 bit1, pulled low.When TP3 not pulled low at rising edge SIGNAL Resistor Type/Value
Rising Edge of PWROK of PWROK,sets bit1 of RPC.PC(Config Registers: CL_CLK[1:0] PULL-UP 20K CFG[2:0] FSB Frequency 000 = FSB1067
offset 224h). This signal has weak internal pull-down Select 011 = FSB667
CL_DATA[1:0] PULL-UP 20K 010 = FSB800
others = Reserved
4 HDA_SYNC PCIE config1 bit0,
Rising Edge of PWROK.
This signal has a weak internal pull-down.
Sets bit0 of RPC.PC(Config Registers:Offset 224h)
CL_RST0# PULL-UP 20K
CFG[4:3] Reserved
4
DPRSLPVR/GPIO16 PULL-DOWN 20K CFG8
GNT2#/ PCIE config2 bit2, This signal has a weak internal pull-up. CFG[15:14]
GPIO53 Rising Edge of PWROK. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h) ENERGY_DETECT PULL-UP 20K CFG[18:17]
GPIO20 Reserved This signal should not be pulled high. HDA_BIT_CLK PULL-DOWN 20K
CFG5 DMI x2 Select 0 = DMI x2
GNT1#/ ESI Strap (Server Only) ESI compatible mode is for server platforms only. HDA_DOCK_EN#/GPIO33 PULL-UP 20K 1 = DMI x4 (Default)
GPIO51 Rising Edge of PWROK This signal should not be pulled low for desttop CFG6 iTPM Host 0= The iTPM Host Interface is enabled(Note2)
and mobile. HDA_RST# PULL-DOWN 20K Interface 1=The iTPM Host Interface is disalbed(default)
HDA_SDIN[3:0] PULL-DOWN 20K 0 = Transport Layer Security (TLS) cipher
Top-Block Sampled low:Top-Block Swap mode(inverts A16 for CFG7 Intel Management suite with no confidentiality
GNT3#/ Swap Override. all cycles targeting FWH BIOS space). HDA_SDOUT PULL-DOWN 20K engine Crypto strap 1 = TLS cipher suite with
GPIO55 Rising Edge of PWROK. Note: Software will not be able to clear the confidentiality (default)
Top-Swap bit until the system is rebooted HDA_SYNC PULL-DOWN 20K
0 = Reverse Lanes,15->0,14->1 ect..
without GNT3# being pulled down. GLAN_DOCK# The pull-up or pull-down active when configured for native CFG9 PCIE Graphics Lane 1= Normal operation(Default):Lane
GLAN_DOCK# functionality and determined by LAN controller
Numbered in order
GNT0#: Boot BIOS Destination Controllable via Boot BIOS Destination bit GNT[3:0]#/GPIO[55,53,51] PULL-UP 20K
SPI_CS1#/ Selection 0:1. (Config Registers:Offset 3410h:bit 11:10). 0 = Enable (Note 3)
GPIO58 Rising Edge of PWROK. GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC. GPIO[20] PULL-DOWN 20K CFG10 PCIE Loopback enable 1= Disabled (default)
Integrated TPM Enable, Sample low: the Integrated TPM will be disabled. GPIO[49] PULL-UP 20K 00 = Reserve
Rising Edge of CLPWROK Sample high: the MCH TPM enable strap is sampled CFG[13:12] XOR/ALL 10 = XOR mode Enabled
SPI_MOSI low and the TPM Disable bit is clear, the LDA[3:0]#/FHW[3:0]# PULL-UP 20K 01 = ALLZ mode Enabled (Note 3)
Integrated TPM will be enable. 11 = Disabled (default)
LAN_RXD[2:0] PULL-UP 20K
3 DMI Termination Voltage, The signal is required to be low for desktop LDRQ[0] PULL-UP 20K
CFG16 FSB Dynamic ODT 0 = Dynamic ODT Disabled
1 = Dynamic ODT Enabled (Default) 3
Rising Edge of PWROK. applications and required to be high for
GPIO49 mobile applications. LDRQ[1]/GPIO23 PULL-UP 20K 0 = Normal operation(Default):
CFG19 DMI Lane Reversal Lane Numbered in Order
PME# PULL-UP 20K
1 = Reverse Lanes
PCI Express Lane Signal has weak internal pull-up. Sets bit 27 PWRBTN# PULL-UP 20K DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3)
SATALED# Reversal. Rising Edge of MPC.LR(Device 28:Function 0:Offset D8) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
of PWROK. SATALED# PULL-UP 15K
SPKR No Reboot. If sampled high, the system is strapped to the SPI_CS1#/GPIO58/CLGPIO6 PULL-UP 20K Digital Display Port 0 = Only Digital Display Port
Rising Edge of PWROK. "No Reboot" mode(ICH9 will disable the TCO Timer (SDVO/DP/iHDMI) or PCIE is operational (Default)
system reboot feature). The status is readable SPI_MOSI PULL-DOWN 20K CFG20 Concurrent with PCIe 1 =Digital display Port and PCIe are
via the NO REBOOT bit. operting simulataneously via the PEG port
SPI_MISO PULL-UP 20K
0 =No SDVO Card Present (Default)
TP3 XOR Chain Entrance. This signal should not be pull low unless using SPKR PULL-DOWN 20K SDVO_CTRLDATA SDVO Present
Rising Edge of PWROK. XOR Chain testing. 1 = SDVO Card Present
TACH_[3:0] PULL-UP 20K
0 = LFP Disabled (Default)
GPIO33/ Flash Descriptor Sampled low:the Flash Descriptor Security will be TP[3] PULL-UP 20K Local Flat Panel
HDA_DOCK Security Override Strap overridden. If high,the security measures will be L_DDC_DATA (LFP) Present 1= LFP Card Present; PCIE disabled
_EN# Rising Edge of PWROK in effect.This should only be enabled in manufacturing USB[11:0][P,N] PULL-DOWN 15K
environments using an external pull-up resister.
NOTE:
1. All strap signals are sampled with respect to the leading edge of
the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the
2 Flash-decriptor section of the Firmware. This 'Soft-Strap' is 2
Media activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG/12/CFG13 straps can be enabled at any time.
Board
SMBus
SMBC_Therm
SMBD_Therm Thermal
USB Table KBC
MXM
USB BAT_SCL
BAT_SDA
Pair Device BATTERY
PCIE Routing 0 USB1
LANE1 LAN MARVELL 88E8071
1 USB4
LANE2 MiniCard WLAN CHARGER
2 USB2
LANE3 MiniCard WWAN/TV
3 USB5(DOCK)
LANE4 JMB385 Card Reader
4 USB3
LANE5 NewCard
5 Bluetooth
LANE6 NC SO-DIMM
1 6 FP ICH9M
UMA
1
7 MINIC1 Wistron Corporation
8 WEBCAM 21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
9 NEW1 Title
SMBC_ICH
10 MINIC2 9LPRS365BKLFT Reference
11 NC Size Document Number Rev
A3
DDR Eiger -1
Date: Tuesday, April 01, 2008 Sheet 2 of 50
A B C D E
3D3V_S0 3D3V_S0
3D3V_S0
R57 R35
R20
1 2 3D3V_48MPW R_S0 3D3V_CLKPLL_S0 2 1 3D3V_CLKGEN_S0 2 1
Do Not Stuff Do Not Stuff
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Do Not Stuff C46 C34 EC15 C84 C108 C70 C106 C104 C75 C102 C47 C67 C38 C53 C105 C36
SC1U16V3ZY-GP
Do Not Stuff
Do Not Stuff
SCD1U16V2ZY-2GP
SC4D7U10V5ZY-3GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
DY DY
Do Not Stuff
Do Not Stuff
SC4D7U10V5ZY-3GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
SCD1U16V2ZY-2GP
Do Not Stuff
Do Not Stuff
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
DY
DY
4 4
3D3V_CLKGEN_S0
SB
PCLK_ICH CLK_ICH14
CLK48_ICH 3D3V_CLKPLL_S0
1
1
EMI EMI
1
C29 EMI C31
near R12 Do Not Stuff C51 3D3V_48MPW R_S0 near R19 Do Not Stuff
2