Text preview for : wistron_pomona,_texcoco_r1.0_schematics.pdf part of Wistron pomona, texcoco r1.0 schematics . Rare and Ancient Equipment Wistron Motherboard Материнская плата Wistron Pomona & Texcoco wistron_pomona,_texcoco_r1.0_schematics.pdf
Back to : wistron_pomona,_texcoco_r | Home
5 4 3 2 1
Pomona/Texcoco Block Diagram
PCB Layer Stackup
Ver. -1
L1: Signal 1
L2: VCC
Project code: 91.4T701.001(Pomona)
DDR2 SODIMM L3: Inner Signal 2
D DIMM1
9
DDR II 533/667/800
AMD G792 PCB P/N
91.4H201.001(Texcoco)
: 55.4T701.001
L4: Inner Signal 3 D
K8 Rev.G 41 L5: GND
DDR2 SODIMM REVISION : 06244-1 L6: Signal 4
DIMM2
DDR II 533/667/800 S1g1 Socket
4/5/6/7
9 CLK GEN. 14.318MHz
CPU V_CORE
Power Switch HyperTransport ICS 9LPRS502
OUT
16x16 ISL6264 38/39
IN
P2231NFC1 29 (RTM875T-605) 3
INPUT OUTPUT
New card PCI-E x 1 S-Vedio15 DCBATOUT VCC_CORE_S0
29
Mini Card ATI CRT 15
SYSTEM DC/DC
802.11a/b/g/n PCI-E x 1 TPS51124 47
29
RJ45
23
XFORM LAN
PCI-E x 1
RS690M LCD 14 INPUT
DCBATOUT
OUTPUT
1D2V_S0
C 23 Marvell 1D8V_S3 C
88E8071 23 DVI28
10/11/12/13
PCIE x16
ATI MXM Card SYSTEM DC/DC
28 ISL6236 46
25MHz
PCI-E x 4 INPUT OUTPUT
INT. MIC Array DCBATOUT 5V_S5
3D3V_S5
Line In
24.576MHz PCMCIA
Codec AZALIA PCMCIA I/F
SLOT
SYSTEM LDO
TPS51100 48
ALC268 INPUT OUTPUT
OZ711 PWR SW
MIC In
30
ATI PCI BUS
CP2211F
26
Support
TypeII
27
1D8V_S3 0D9V_S3
AMP 1394 SYSTEM LDO
1394 APL5915 48
B
G1432Q
31 SB600 25MHz Cardbus
Cardreader CONN 27 MS/MS Pro/xD/ INPUT
3D3V_S5
OUTPUT
1D2V_S5
B
INT.SPKR
32.768KHz MMC/SD 3D3V_S0 2D5V_S0
25/26 4 in 1 27
AZALIA
3D3V_S0 1D5V_S0
AMP SYSTEM LDO
G1410Q LPC BUS ISL6236 46
31 INPUT OUTPUT
Line Out
5V_AUX_S5
(No-SPDIF) DCBATOUT
MODEM 16/17/18/19/20
USB KBC LPC 3D3V_AUX_S5
RJ11 MDC Card 32.768KHz
Winbond SPI DEBUG
22 WPC8768 32 FIR 32 CONN. 34 Battery Charger
USB x 4
ISL6255 42
SATA INPUTS OUTPUTS
CCD .3M/1.3M
USB
USB
HDD21 14 Touch INT. BIOS AD+
BAT+
DCBATOUT
Pad KB 33 W25X80-VSS
A
33 34 A
SATA USB MINI USB UMA
2nd HDD Wistron Incorporated
21 4 Port BlueTooth 21F, 88, Hsin Tai Wu Rd
22 22 Hsichih, Taipei
Title
CDROM PATA Finger print BLOCK DIAGRAM
Size Document Number Rev
21 33 A3
POMONA/TEXCOCO 1
Date: Thursday, March 29, 2007 Sheet 1 of 49
5 4 3 2 1
5 4 3 2 1
SA: 07/31/06 Start
D D
C C
B B
A UMA A
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
CHANGE HISTORY
Size Document Number Rev
A3 1
Pomona/Texcoco
Date: Thursday, March 29, 2007 Sheet 2 of 49
5 4 3 2 1
5 4 3 2 1
3D3V_S0 3D3V_CLK_VDD
1 L8 2 0R0603-PAD
1
1
1
1
1
1
1
1
C288 3D3V_S0
C300 C293 C316 C317 C299 C298 C287
2
2
2
2
2
2
2
2
CLK_VDDA 1 L9 2 0R0603-PAD
SB
1
1
D SC10U10V5ZY-1GP SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP SC2D2U10V3KX-1GP SCD1U16V2ZY-2GP D
SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP SC2D2U10V3KX-1GP C301 C291
SB
2
2
3D3V_S0
R167
1 2 3D3V_48MPWR_S0 SCD1U16V2ZY-2GP
SCD01U16V2KX-3GP
SC4D7U6D3V3KX-GP
1
1
C320 C315
2D2R3J-2-GP 3D3V_CLK_VDD
DY CLK33 damping 33 0hms for ICS
2
2
SC1U16V3ZY-GP U19 CLK33 damping 0 0hms for RTL
54 VDDCPU VDDA 50
3000mA.80ohm 14 49 R128 261R2F-GP
VDDSRC GNDA
23 VDDSRC
28 56 CPUCLK_R R130 1 2 47D5R2F-1-GP
VDDSRC CPUCLK8T0 CPUCLK 6
44 55 CPUCLK#_R R131 1 2 47D5R2F-1-GP
VDDSRC CPUCLK8C0 CPUCLK# 6
5 VDD48 CPUCLK8T1 52
3D3V_S0 39 51
L10 VDDATIG CPUCLK8C1
1 2 0R0603-PAD 2 VDDREF
60 16 1 CLK33 4SRN33J-5-GP-U
VDDHTT SRCCLKT6 RN26 NBSRC_CLK 12
17 2 3
SB SRCCLKC6 NBSRC_CLK# 12
1
53 41 NBSRC_CLK_R
C319 GNDCPU ATIGCLKT0 NBSRC_CLK#_R
15 GNDSRC ATIGCLKC0 40 1 CLK33 4 SRN33J-5-GP-U CLK_PCIE_PEG 16
SC2D2U10V3KX-1GP 22 37 CLK_PCIE_PEG_R 2 RN29 3 CLK_PCIE_PEG# 16 MXM
2
GNDSRC ATIGCLKT1 CLK_PCIE_PEG#_R
29 GNDSRC ATIGCLKC1 36
Parallel Resonance Crystal 45
8
GNDSRC ATIGCLKT2 35
34
C311 1 GND48 ATIGCLKC2
2 38 GNDATIG ATIGCLKT3 30
C 1 31 2 CLK33 3 SRN33J-5-GP-U CLK_PCIE_MINI1 30
C
GNDREF ATIGCLKC3
1
1
SC27P50V2JN-2-GP X2 58 18 1 RN31 4
GNDHTT SRCCLKT5 CLK_PCIE_MINI1# 30
R137 19
X-14D31818M-44GP 1MR2J-L2-GP SRCCLKC5 CLK_PCIE_MINI_R
DY 3 X1 SRCCLKT4 20 2 CLK33 3 SBSRC_CLK 18
CLK_PCIE_MINI#_R RN33 SRN33J-5-GP-U
21 1 4 SBSRC_CLK# 18 SC ATIGCLK3->SRCCLK3
2
C307 1 SRCCLKC4 SBSRC_CLK_R
2 4 24
2
X2 SRCCLKT3 SBSRC_CLK#_R
SRCCLKC3 25 2 CLK33 3 CLK_PCIE_NEW 30
SC27P50V2JN-2-GP
82.30005.951 26 CLK_PCIE_NEW_R 1 RN32 4
3D3V_CLK_VDD R152 SRCCLKT2 SRN33J-5-GP-U CLK_PCIE_NEW# 30
27 CLK_PCIE_NEW#_R
SRCCLKC2 CLK_PCIE_LAN_R
1 2 11 RESET_IN# SRCCLKT0 47 1 CLK33 4 SRN33J-5-GP-U CLK_PCIE_LAN 25
61 46 CLK_PCIE_LAN#_R 2 RN27 3
SB 10KR2J-3-GP
NC#61 SRCCLKC0
SRCCLKT1 43 SBLINK_CLK_R
SBLINK_CLK#_R
CLK_PCIE_LAN# 25
SRCCLKC1 42 1 CLK33 4 SBLINK_CLK 12
RN30
SRCCLKT7 12 2 3 SBLINK_CLK# 12 SC ATIGCLK2->SRCCLK1
03/23/2006 13 DY 1 R127 2 SRN33J-5-GP-U
SRCCLKC7 10KR2J-3-GP TP52
9 57 CLK_REQA# 1
9,21 SMBC0_SB SMBCLK CLKREQA#
9,21 SMBD0_SB 10 SMBDAT CLKREQB# 32 1 DY 2 R154 CLK_REQB# TPAD28 3D3V_CLK_VDD
33 0R2J-2-GP
CLKREQC# R153 2
DY 1
48 7 10KR2J-3-GP TP60 TPAD30
IREF 48MHZ_1 CLK48_USB_R 1
Ioh = 5 * Iref 48MHZ_0 6 2 R155 CLK48_USB 21
3D3V_S0 R132 33R2F-3-GP
(2.32mA) DY
8
7
6
5
475R2F-L1-GP 63
1% FS1/REF1 RN28
Voh = 0.71V @ 60 ohm 64
FS0/REF0 SB
1
CLK FS2/REF2 62 SRN10KJ-6-GP
10KR2J-3-GPDY HTTCLK0 59
R165
1
2
3
4
B ICS951462YGLFT-GP B
SB
2
0R2J-2-GP 1 DY 2 R164 CLK_REQB#
30 NEWCARD_CLKREQ#
2ND = 71.09462.00W ICS;71.00870.00W RTL FS1 R133 2 1 33R2F-3-GP SB_OSC_CLK 21
FS0 R1095 2 1 33R2F-3-GP
RN35 SRN49D9F-GP FS2 CLK14_SIO 33
1 R134 2
CLK_PCIE_NEW#
CLK_PCIE_NEW
1 4
HTREF_CLK_R R1262
33R2F-3-GP NB_OSC 12 SC
2 DY 3
33R2F-3-GP
1
HTREF_CLK 12
RN24
SBLINK_CLK#
SBLINK_CLK
2 3 SRN49D9F-GP SB
EXT CLK FREQUENCY SELECT TABLE(MHZ) 1 DY 4
CHECK WITH ICS
1
CLK48_USB
RN34 SRN49D9F-GP R125
FS2 FS1 FS0 CPU SRCCLK HTT PCI USB COMMENT SBSRC_CLK# 1 4 49D9R2F-GP
1
[2:1] SBSRC_CLK 2 DY 3
EC58
2
RN22 DY
SCD1U16V2ZY-2GP
2
0 0 0 Hi-Z 100.00 Hi-Z Hi-Z 48.00 Reserved NBSRC_CLK# 2 3 SRN49D9F-GP
NBSRC_CLK 1 DY 4
0 0 1 X 100.00 X/3 X/6 48.00 Reserved
RN36 SRN49D9F-GP EMI REQUEST
0 1 0 180.00 100.00 60.00 30.00 48.00 Reserved CLK_PCIE_MINI1# 1 4
CLK_PCIE_MINI1 2 DY 3
0 1 1 220.00 100.00 36.56 73.12 48.00 Reserved
RN21
1 0 0 100.00 100.00 66.66 33.33 48.00 Reserved CLK_PCIE_LAN#