Text preview for : NP-R25F001_SER_SM_EN_20070514144417187_04_Schematic_Diagram.pdf part of Samsung NP-R25F001 SER SM EN 20070514144417187 04 Schematic Diagram Samsung Laptop NP-R25 Схема и сервис мануал на Samsung NP-R25 NP-R25F001_SER_SM_EN_20070514144417187_04_Schematic_Diagram.pdf
Back to : NP-R25F001_SER_SM_EN_2007 | Home
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
Table of Contents
1. COVER
SHANGHAI 2-7. DIAGRAM & ANNOTATION
8. CLOCK
g l
9-11. MEROM
12. THERMAL & FAN
n a
13-17. CALISTOGA
18. DDR2 SODIMM
CPU : Intel Merom 19 . DDR2 TERMINATION
u ti
20-22. GFX
Chip Set : CALISTOGA & ICH7-M 23. GFX MEMORY
s n
C C
24-27 ICH7
Remarks : Mobility Platform 28. SPI ROM
29. LCD
m e
30. CRT
31. 4 IN 1 CARD
a id
32. EXPRESS CARD
Model Name : Shanghai 33. MINICARD/DMB/BT
34-36. AUDIO
S f
37. HDD & ODD
PBA Name : MAIN 38. MICOM
39. LAN
PCB Code : BA41-00774A/00732A 40. LAN & MDC & USB CONN
Dev. Step : SR 41. KBD & TOUCH-PAD CONN
n
B
42. CHARGE B
43. P3.3V_AUX & P5.0V_AUX
Revision : 1.0
o
44. P1.2V & VCCP_CORE
45. GRAPHIC CORE POWER
T.R. Date : 2007-03-15 46. DDR2 POWER
C
47. CPU VRM
48. SWITCH POWER
49. POWER SWITCH AND LED
DRAW CHECK APPROVAL 50. POWER STRAPS
51-54. TP
ELLEN.ZHANG ROKY ZHENG KEVIN LEE
A A
DRAW DATE TITLE
ZHANG, ELLEN 3/15/2007
SAMSUNG
CHECK DEV. STEP SHANGHAI
ZHENG, ROKY SR
ELECTRONICS
APPROVAL REV
COVER PART NO.
LEE, KEVIN 1.0 BA41-00774A/00732A
MODULE CODE LAST EDIT
March 15, 2007 10:33:33 AM PAGE 1 OF 54
4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG. FAN CPU
Mobile Processor VRM
PG 12 IMVP-6
Merom - 4M
CPU Charging
D LCD Thermal (667MHz/800) PG 47
Circuit D
30P Sensor
PG 12 L2 Cache : 2 MB PG 42
PG 25 PG 9,10,11 478pin
LVDS PSB
667 MT/S
DDR II Switche PWR
CRT
Ext. PEG VRM
External Graphics PG 48
PEG x16 PG 46
PG 27 CRT
nVidia G7X
DDR II PG 18
GMCH-M
g l
SODIMM 0
Single channel DDR II 667/533
945-PM DDR II PG 18
SODIMM 1
n a
Video Memory 1466 FCBGA
ANT
GFx Board LVDS Internal Graphics PG 13 ~ 17
u ti
CRT/TV Wireless LAN
Direct Media Interface
Ext. - Int. Option x4/x2, 1.5V
CONN.
s n
C Clocking MiniCARD
C
PG 33
CK-410M+
72 PIN MiniPCIE USB 7
PG 8
USB 5 4 IN 1 CARD
m e
AU6366 SD/xD/MS PG 31
USB 0,1,2 USB 3
PG 40 USB 0,1,2 PG 28 PG 31
ANT DMB PG 33
ICH7-M
a id
USB 6
AUDIO BT PG 33
652 BGA
Audio PCIE x1 Lane 2 26P
S f
AZALIA AZALIA Primary USB 4 Express Card
AMP PG 32
Codec PG 29
ALC262 12P
PG 35 PG 34
AZALIA
AZALIA Secondary
RJ11 MDC PG 24 ~ 27 PCI LAN
RTL8100CL RJ45
HP Modem
n
PG 40
PG 39-40
MIC-IN PG 40 PG 40
PG 36
B B
SPI SPI
o
2P
MX25L8005
Pri. IDE slave
PG 28
C
SATA PG 41
SPKR R
PG 37
HDD CD-ROM Touch
PG 36 SATA MICOM PAD
3.3V LPC, 33MHz
Hitachi H8S
PG 37 H8S-2110B
KBD
PG 38 PG 41
A A
DRAW DATE TITLE
ZHANG, ELLEN 3/15/2007
SAMSUNG
CHECK DEV. STEP SHANGHAI
ZHENG, ROKY SR
ELECTRONICS
APPROVAL REV
DIAGRAM PART NO.
LEE, KEVIN 1.0 BA41-00774A/00732A
MODULE CODE LAST EDIT
March 15, 2007 10:33:33 AM PAGE 2 OF 54
4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
Power Diagram
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D KBC3_LANPWRON KBC3_SUSPWRON KBC3_PWRON KBC3_VRON VCCP3_PWRGD D
AC Adapter YONAH VCC_CORE
P1.05V_AUX P1.05V CALISTOGA
(VCCP) ICH7-M YONAH
ICH7-M
DOCK DC VDC * Made by ICH7-M Internal VR
(P3.3V_AUX, INTVRMEN high)
g l
*ICH7-M Sequence SODIMM (DDR II)
P1.8V_AUX P1.8V GPU (G7X series)
P1.05V_Sus GDDR
n a
SODIMM (DDR II)
Battery DC P3.3V_Sus
CALISTOGA
P1.2V GPU (G7X series)
u ti
* Intel used 0.9V_AUX for DDR-2
(LT validation)
s n
C P0.9V DDR II-Termination C
MICOM_P3V
MICOM
m e
ICH7-M PCMCIA HDD
CRT USB
P5V_AUX P5V MICOM PS/2 PEG
a id
R5C843 HEATSINK FAN CIRCUIT
DDR2 Power VRM
S f
CALISTOGA Thermal Sensor MICOM
ICH7-M SODIMM R5C843
P3.3V_LAN P3.3V CK410M+ FWH M_PCI
SUPER I/O PCMCIA
PEG LEDs
LAN BCM4401 / 5751 TPM LCD
CALISTOGA
n
P2.5_3.3V_LAN P3.3V_AUX P2.5V ICH7-M
R5C843
B GPU(G7X series) B
ICH7-M
LAN
o
MDC
BT
P1.2_3.3V_LAN P1.5V VCCA YONAH
CALISTOGA P1.5V
C
ICH7-M
GPU(G7X series)
Rail
+V*Always +V*AUX +V SUSPWR PWRON VRON
State GFX_CORE GPU G7X series : P1.0V - P1.2V
Full On ON ON ON H H H
S3 ON ON OFF H L L
S4 ON ON OFF H L L
S5 ON OFF OFF L L L
A
S5 / S4 S3 S0 A
DRAW DATE TITLE
ZHANG, ELLEN 3/15/2007
SAMSUNG
CHECK DEV. STEP SHANGHAI
ZHENG, ROKY SR
ELECTRONICS
POWER DIAGRAM
APPROVAL REV PART NO.
LEE, KEVIN 1.0 BA41-00774A/00732A
MODULE CODE LAST EDIT
March 15, 2007 10:33:33 AM PAGE 3 OF 54
4 3 2 1
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG. RESET DIAGRAM
16
1 11) P3.3V 16) CLK3_PWRGD*
D
Thermal CLOCK D
VDC 2 RTC 1-2) CHP3_RTCRST
Monitor CHIP
SI4435 Battery Sheet 8
17 17) Clock Running
Sheet 12
2) VDC Sheet 20 18) VRM3_CPU_PWRGD
Sheet47
3) MICOM_P3V
3 P3.3V_LAN & P5V_AUX
CPU 16) CLK3_PWRGD*
13) KBC3_PWRGD
POWER RHU002N06 MAX 1999 VRM 16) VRM3_CPU_PWRGD
(KBC3_RST*) SC452 15) VCC_CORE
(1/2) 15
g l
P3.3V_AUX
S/W Sheet48
13) KBC3_PWRGD
(MICOM_P3V) 14 Sheet 47
Sheet44
DC/DC B'd INTVRMEN
CPU
n a
5 VRMPWRGD
19
17 17) KBC3_PWRGD
PWROK
5) POWER_SW*
20) PLT3_RST* 19) CPU1_PWRGDCPU 19) CPU1_PWRGDCPU
19
u ti
20) PLT3_RST* 11) P1.5V
9 9) CHP3_SLPS5*/S3*
9 20 20) PCI3_RST* 12) P1.05V
21
KBC 8) KBC3_RSMRST**
s n
C C
8 7) P3.3V_AUX 12) ICH_CORE (P1.05V)
Sheet 9-11
22) CPU1_CPURST*
7) P1.05V_AUX
10) KBC3_PWRON 10-1) KBC3_VRON 11) P2.5V 11) P2.5V Sheet 13 - 17
10 11) P3.3V 11) P1.5V
ICH7-M
m e
6 6) KBC3_SUSPWRON 20) PLT3_RST* GMCH
Sheet 20-23
7 20 7) P1.8V_AUX
a id
KBC Sub B'd
KBC3_LANPWRON 11) P0.9V
3-1
P1.5V & VCCP 11) P1.5V
12 18
S f
**Note 5-1) KBC3_ALWON(BAT MODE) 12) P1.05V (VCCP) 12) MCH_CORE
*KBC3_ALWON WILL BE HIGH 10) KBC3_PWRON ISL6227 1.5V_PWRGD
AFTER POWER _SW IS PUSHED IN BATT. MODE
14) VCCP3_PWRGD 11) P3.3V
10-1) KBC3_VRON Sheet 45
P5V_AUX & P3V_AUX
6) KBC3_SUSPWRON
DDR2
MAX 1999 DDR2 POWER 7) P1.8V_AUX and MEM1_VREF 7) P1.8V_AUX
Memory
n
7) P5V_AUX
B
4 (2/2) MAX8550
11) 0.9V ( or 7) 0.9V_AUX ) 11) P0.9V
Sheet 18 - 19
B
4) P3.3V_LAN
7 11) P5V
o
Sheet44
1.8V_AUX_PWRGD 20) PLT3_RST*
Sheet 46
6) KBC3_SUSPWRON 11) P1.8V
4) P3.3V_LAN
FDS6680A
11 G7X
7) P3.3V_AUX
C
7) P5V_AUX 11) P2.5V
10) KBC3_PWRON* SI4435DY
11) P5V Ext.GPU
7 Sheet 48 11) GFX_CORE
4) P3.3V_LAN 7) P3.3V_LAN
11) P3.3V 11) P1.2V
FDS6680A Sheet 25 - 28
4) P1.2V_LAN/1.8V Sheet 40 Sheet 48
4
7) P3.3V_AUX 11) P2.5V 11) P1.8V GDDR
LOM 4) P2.5V_LAN 11) P1.5V Sheet 30 - 31
SC338A 11) P1.2V
BCM4401 10) KBC3_PWRON Sheet 48 11) P3.3V
Sheet 43-44
4) P2.5V_LAN
7) P1.8V_AUX 11) P1.8V MiniPCI