Text preview for : jet_way_845gdm,_845gdml,_845ldm,_845ldml_r0_schematics (1).pdf part of Jetway jet way 845gdm, 845gdml, 845ldm, 845ldml r0 schematics (1) . Rare and Ancient Equipment Jetway Motherboards Материнская плата JetWay 845GDML jet_way_845gdm,_845gdml,_845ldm,_845ldml_r0_schematics (1).pdf
Back to : jet_way_845gdm,_845gdml,_ | Home
A
JET WAY INFORMATION
845GDM/845GDML/845LDM/845LDML
PAGE01 COVER SHEET
PAGE02 BLOCK DIAGRAM
PAGE03 SOCKET 478 PROCESSOR: PART1
PAGE04 SOCKET 478 PROCESSOR: PART2
PAGE05 P4 CAPACITORS
PAGE06 CLOCK SYNTHESIZER
PAGE07 GMCH:PART1
PAGE08 GMCH:PART2
PAGE09 GMCH:PART3
PAGE10 DDR TERMINATOR 1
PAGE11 DIMM1 & DIMM2
PAGE12 DDR TERMINATOR 2
PAGE13 ICH4: PART1
PAGE14 ICH4: PART2
PAGE15 ICH4: PART3(POWER)
PAGE16 FIRMWARE HUB (FWH) & IDE
PAGE17 4X AGP SLOT
PAGE18 PCI SLOT 1 & 2
PAGE19 PCI SLOT 3
PAGE20 SUPER I/O (W83627HF)
PAGE21 PRT & GAME PORT
PAGE22 COM PORT & IR/CIR CONNECTOR
PAGE23 H/W MONITORING
PAGE24 USB & RJ45 PORT
A
PAGE25 CNR SLOT & K/B PORT A
PAGE26 CODEC
PAGE27 AUDIOI CONNECTOR
PAGE28 SYSTEM1(FRONT PANEL)
PAGE29 SYSTEM2(ATX POWER CONNECTOR)
PAGE30 Processor VR
PAGE31 VOLTAGE REGULATORS
PAGE32 RTL 8100BL LAN
PAGE33 VGA CONNECTOR
PAGE34 W83L518D CARD READER
Title
JET WAY INFORMATION
COVER SHEET
Size Document Number Rev
845GDM 0
Date: Friday, July 05, 2002 Sheet 1 of 34
A
A
BLOCK DIAGRAM
Processor 478-PIN P4 PROCESSOR CK_408
VR
ADDR
CTRL
DATA
AGTL+ BUS
ADDR
CTRL
DATA
VGA
Connector
GMCH DDR266
Modules
AGP BROOKDALE-G
Connector
IDE Primary
UDMA/100
PCI CONN 1
PCI CONN 2
PCI CONN 3
RTL8100 LAN
IDE Secondary PCI CNTRL
ICH4
A PCI ADDR/DATA A
USB PORT 1-6 USB
USB2.0
CNR
Connector
FirmWare Hub AC'97 LINK
AC'97
CODEC
SIO
Keyboard
Floppy Game Port Serial 1 Serial 2 Parallel
Mouse
JET WAY INFORMATION
Title
BLOCK DIAGRAM
Size Document Number Rev
845GDM 0
Date: Wednesday, May 01, 2002 Sheet 2 of 34
A
A B C D E
VCCP
AC10
AC12
AC14
AC16
AC18
AD11
AD13
AD15
AD17
AD19
AA10
AA12
AA14
AA16
AA18
AB11
AB13
AB15
AB17
AB19
AE10
AE12
AE14
AE16
AE18
AE20
AF11
AF13
AF15
AF17
AF19
AF21
AC8
AD7
AD9
AA8
AB7
AB9
AE6
AE8
AF2
AF5
AF7
AF9
C10
C12
C14
C16
C18
C20
D11
D13
D15
D17
D19
A10
A12
A14
A16
A18
A20
B11
B13
B15
B17
B19
E10
E12
E14
E16
E18
E20
K26
K25
F11
F13
F15
F17
F19
L25
J26
C8
D7
D9
A8
B7
B9
E8
F9
U5A
A A
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
DEP3
DEP2
DEP1
DEP0
A35 AB1
H_D0 B21 Y1
H_D1 B22 D0 A34 W2
H_D2 A23 D1 A33 V3
H_D3 A25 D2 A32 U4 H_A31
H_D4 C21 D3 A31 T5 H_A30
H_D5 D22 D4 A30 W1 H_A29
H_D6 B24 D5 A29 R6 H_A28
H_D7 C23 D6 A28 V2 H_A27
H_D8 C24 D7 A27 T4 H_A26
H_D9 B25 D8 A26 U3 H_A25
H_D10 G22 D9 A25 P6 H_A24
H_D11 H21 D10 A24 U1 H_A23
H_D12 C26 D11 A23 T2 H_A22
H_D13 D23 D12 A22 R3 H_A21
H_D14 J21 D13 A21 P4 H_A20
H_D15 D25 D14 A20 P3 H_A19
H_D16 H22 D15 A19 R2 H_A18
H_D17 E24 D16 A18 T1 H_A17
H_D18 G23 D17 A17 N5 H_A16
H_D19 F23 D18 A16 N4 H_A15
H_D20 F24 D19 A15 N2 H_A14
H_D21 E25 D20 A14 M1 H_A13
H_D22 F26 D21 A13 N1 H_A12
H_D23 D26 D22 A12 M4 H_A11
H_D24 L21 D23 A11 M3 H_A10
H_D25 G26 D24 A10 L2 H_A9
H_D26 H24 D25 A9 M6 H_A8
B H_D27 M21 D26 A8 L3 H_A7 B
H_D28 L22 D27 A7 K1 H_A6
H_D29 J24 D28 A6 L6 H_A5
H_D30 K23 D29 A5 K4 H_A4
H_D31 H25 D30 A4 K2 H_A3
H_D32 M23 D31 A3
H_D33
H_D34
N22 D32
D33
NORTHWOOD VID0 AE5 CPUVID0 30
P21 D34 VID1 AE4 CPUVID1 30
H_D35 M24 AE3
H_D36 N23 D35 VID2 AE2 CPUVID2 30
H_D37 M26 D36 VID3 AE1 CPUVID3 30
H_D38 N26 D37 VID4 CPUVID4 30
H_D39 N25 D38 H3
H_D40 R21 D39 REQ4 J3 H_REQ4 7
H_D41 P24 D40 REQ3 J4 H_REQ3 7
H_D42 R25 D41 REQ2 K5 H_REQ2 7
H_D43 R24 D42 REQ1 J1 H_REQ1 7
H_D44 T26 D43 REQ0 H_REQ0 7
H_D45 T25 D44 AB4 H_BPM5
D45 BPM5 RN3
H_D46 T22 AA5 H_BPM4 1 2
H_D47 T23 D46 BPM4 Y6 3 4
H_D48 U26 D47 BPM3 AC4 5 6
H_D49 U24 D48 BPM2 AB5 7 8
H_D50 U23 D49 BPM1 AC6 H_BPM1
H_D51 V25 D50 BPM0 H_BPM0 51_8P4R
H_D52 U21 D51
H_D53 V22 D52 AD25 TESTHI12 R78 51
H_D54 V24 D53 TESTHI12 A6 TESTHI11 R39 51 VCCP
H_D55 W26 D54 TESTHI11 Y3
C H_D56 Y26 D55 TESTHI10 W4 C
H_D57 W25 D56 TESTHI9 U6 TESTHI8 R12 51
H_D58 Y23 D57 TESTHI8 AB22 TESTHI7 R71 51
H_D59 Y24 D58 TESTHI7 AA20 TESTHI6 R70 51
H_D60 Y21 D59 TESTHI6 AC23
H_D61 AA25 D60 TESTHI5 AC24
H_D62 AA22 D61 TESTHI4 AC20
H_D63 AA24 D62 TESTHI3 AC21 TESTHI2 R73 51
D63 TESTHI2 TESTHI1
AF6 SKTOCC#
TESTHI1 AA2 R11 51
F1 AD24 TESTHI0 R77 51
7 H_RS0# RS0 TESTHI0
7 H_RS1# G5 RS1
F4
H1 VSS
H4 VSS
H23 VSS
H26 VSS
A11 VSS
A13 VSS
A15 VSS
A17 VSS
A19 VSS
A21 VSS
A24 VSS
A26 VSS
A3 VSS
A9 VSS
AA1 VSS
VSS
VSS
VSS
VSS
VSS
VSS
AA4 VSS
AA7 VSS
AA9 VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AB3 VSS
AB6 VSS
AB8 VSS
VSS
VSS
VSS
VSS
VSS
AC2 VSS
VSS
VSS
AC5 VSS
AC7 VSS
AC9 VSS
AD1 VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AD4 VSS
AD8 VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AE7 VSS
AE9 VSS
AF1 VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AF8 VSS
B10 VSS
B12 VSS
B14 VSS
B16 VSS
B18 VSS
B20 VSS
B23 VSS
B26 VSS
B4 VSS
B8 VSS
C11 VSS
C13 VSS
C15 VSS
C17 VSS
C19 VSS
C2 VSS
VSS
7 H_RS2# RS2
AC11
AC13
AC15
AC17
AC19
AC22
AC25
AD10
AD12
AD14
AD16
AD18
AD21
AD23
AA11
AA13
AA15
AA17
AA19
AA23
AA26
AB10
AB12
AB14
AB16
AB18
AB20
AB21
AB24
AE11
AE13
AE15
AE17
AE19
AE22
AE24
AE26
AF10
AF12
AF14
AF16
AF18
AF20
AF26
NORTHWOOD
SKT478
H_D[0..63]
7 H_D[0..63]
H_A[3..31]
7 H_A[3..31]
D D
JET WAY INFORMATION
Title
478-PIN SOCKET : PART 1
Size Document Number Rev
845GDM 0
Date: Wednesday, May 01, 2002 Sheet 3 of 34
A B C D E
A B C D E
R57
CPUGTLREF0 VCCP
C98 C99 49.9_1% C120
R58
220P 1U 0.1U CPU SIGNAL VCCP
100_1% TERMINATION
CLOSE TO CPU
R47 R30 150
CPUGTLREF1 VCCP H_BREQ0#
R72 300
C60 C61 NC-49.9_1% C5 H_PWRGD
R48
A NC-220P NC-1U NC-0.1U R283 62_1% A
NC-100_1% CLOSE ICH4 THERMTRIP#
C132
AA21
AA6
10U/1206
C25
D10
D12
D14
D16
D18
D20
D21
D24
C22
VCCP
F20
C5
C7
C9
D3
D6
D8
E1
F6
L10 u5aB
4.7UH/1206 1 2 CPUVSSA
+
VCCP
GTLREF0
GTLREF1
GTLREF2
GTLREF3
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
1 2 CPUVCCIOPLL AE23 AC3 R25 150
VCCIOPLL IERR V6 H_TDI
1 2 CPUVCCA AD20 MCERR B6 H_FERR#
VCCA FERR Y4 H_FERR# 13 R37 680
L9 +
1 2 AD22 STPCLK AA3 H_STPCLK# 13 H_TRST
4.7UH/1206 C123 10U/1206 VSSA BINIT W5
INIT AB2 H_INIT# 13,16
RSP H5 CLOSE TO CPU
R75 51.1_1% ITP_CLK0 AC26 DBSY H2 H_DBSY# 7
R74 51.1_1% ITP_CLK1 AD26 ITP_CLK0 DRDY J6 H_DRDY# 7
ITP_CLK1 TRDY G1 H_TRDY# 7
V21 ADS G4 H_ADS# 7 ITP/TAP TERMINATION
7 H_DBI3 DB#3 LOCK H_BREQ0# H_LOCK# 7
7 H_DBI2 P26 DB#2 BR0 H6 H_BREQ0# 7
7 H_DBI1 G25 DB#1 BNR G2 H_BNR# 7 VCCP
7 H_DBI0 E21 DB#0 HIT F3 H_HIT# 7
HITM E3 H_HITM# 7 R43 39
R5 D2 H_TMS
7 H_A_STB1 ADSTB1 BPRI H_BPRI# 7
7 H_A_STB0 L5 ADSTB0 DEFER E2 H_DEFER# 7
DBRESET# AE25 D4 H_TCK
DBRESET TCK C1 H_TDI R76 NC-150
TDI F7 H_TMS DBRESET#
B E5 TMS E6 H_TRST B
13 H_NMI LINT1 TRST H_TDO
13 H_INTR D1 LINT0 TDO D5
PROCHOT C3 R79 51.1_1%
B2 H_CPURST#
AF23 IGNNE B5 H_IGNNE# 13
6 CPUHCLK0# BCLK1 SMI H_SMI# 13
6 CPUHCLK0 AF22 BCLK0 A20M C6 H_A20M# 13
SLP AB26 H_SLP# 13 R36 75
AB23 H_PWRGD H_TDO
R13 51.1_1% CPUCOMP1 P1
CPUCOMP0 L24 COMP1
NORTHWOOD PWRGOOD
RESET AB25 H_CPURST# H_PWRGD 13
H_CPURST# 7
R66 51.1_1% COMP0
THERMDA B3 TMPIN2 20,23 R26 27
C4 H_TCK
W23 THERMDC A2 R_THTRIP# GNDA 20,23
7 H_D_STBP3 STBP3 THERMTRIP THERMTRIP#14
7 H_D_STBP2 P23 STBP2 R31 0
7 H_D_STBP1 J23 STBP1 BSEL0 AD6 H_BSEL 8 CLOSE TO CPU
7 H_D_STBP0 F21 STBP0 BSEL1 AD5 BSEL0: L:100M
7 H_D_STBN3 W22 STBN3
7 H_D_STBN2 R22 STBN2 AP0 AC1 H:133M
7 H_D_STBN1 K22 STBN1 AP1 V5
7 H_D_STBN0 E22 STBN0
VCCVID AF4 CPU_VCCVID 31
A5 VCC_SENSE VCCVIDPRG AF3
A4 VSS_SENSE C34 C29
E11 VSS
E13 VSS 0.1U 1U
E15 VSS VSS Y5
E17 VSS VSS Y25
C
E19 VSS VSS Y22 C
E23 VSS VSS Y2
E26 VSS VSS W6
E4 VSS VSS W3
E7 VSS VSS W24
E9 VSS VSS W21
F10 VSS VSS V4
F12 VSS VSS V26
F14 VSS VSS V23
F16 VSS VSS V1
F18 VSS VSS U5
F2 VSS VSS U25
F22 VSS VSS U22
F25 VSS VSS U2
F5 VSS VSS T6
F8 VSS VSS T3
G21 VSS VSS T24
G24 VSS VSS T21
G3 VSS VSS R4
G6 VSS
J2 VSS
J22 VSS
J25 VSS
J5 VSS
K21 VSS
K24 VSS
K3 VSS
K6 VSS
L1 VSS
L23 VSS
L26 VSS
L4 VSS
M2 VSS
M22 VSS
M25 VSS
M5 VSS
N21 VSS
N24 VSS
N3 VSS
N6 VSS
P2 VSS
P22 VSS
P25 VSS
P5 VSS
R1 VSS
R23 VSS
R26 VSS
NORTHWOOD
SKT478
D D
JET WAY INFORMATION
Title
478-PIN SOCKET : PART 2
Size Document Number Rev
845GDM 0
Date: Wednesday, May 01, 2002 Sheet 4 of 34
A B C D E
A B C D E
A A
VCCP
Put the cap on the North side of the processor
C33 C41 C45 C54 C56 C59 C67 C70 C75 C87 C93 C105 C108 C112
10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206
B
VCCP
Put the cap in the processor cavity B
C64 C71 C76 C82 C94 C88 C72 C77 C83 C95
10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206
VCCP
Put the cap on the sourth side of the processor
C57 C62 C65 C73 C78 C89 C96 C100 C109 C113 C121 C124 C219 C208
10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206 10U/1206
C C
D D
JET WAY INFORMATION
Title
P4 CAPACITORS
Size Document Number Rev
845GDM 0
Date: Wednesday, May 01, 2002 Sheet 5 of 34
A B C D E
1 2 3 4 5 6 7 8
Clock Synthesizer
VCC3
L17
1 2 CLKVDD1
FB1206-300
A C205 C212 C223 C197 C198 C200 C228 C255 C254 A
0.1U 10U 0.1U 0.1U 0.1U 0.1U 0.1U 0.1U 0.1U
L22
1 2 CLKAVDD
VCC3
FB0603-300
C227 C239 C199 C256 C252
0.1U 10U 0.1U 0.1U 0.1U
R105 R104 R107 R106
VCC3
49.9_1% 49.9_1% 49.9_1% 49.9_1%
R108 R140
4.7K 4.7K U12
1 46 CPUC0 R121 27.4_1%
VDDREF CPUC0 CPUT0 CPUHCLK0# 4
R109 7 47 R120 27.4_1% CPUHCLK0 4
B CK408PWG 13 VDDPCI CPUT0 B
R110 18 VDDPCI
330 1K 30 VDD3V66 43 CPUC1 R123 27.4_1%
VDD3V66 CPUC1 CPUT1 GMCH100M# 7
Q9 Q10 33 44 R122 27.4_1% GMCH100M 7
VCCP 2N3904_S 2N3904_S 41 AVDD48 CPUT1
23BCE 23BCE 45 VDDCPU 39
VDDCPU CPUC2 40 R137
CPUT2 475_1%
37 CK408IREF
IREF 36
R128 10 CK408SDATA 27 GND RN42 PCICLK1 18