Text preview for : zapBLOCK_AL.pdf part of Motorola CD920 Service Manual Phone Gsm (Tot. 11 File) - Part 2/2
Back to : gsm_phone_©_.part2.rar | Home
DUAL BAND ZAP AUDIO LOGIC BLOCK DIAGRAM
13 MHz Clock MF_INT 217 Hz R275 L275 BIC_INT DISPLAY CONNECTOR J500 DP_EN 1 RESET 35 L275 48, 57, 60 37 38 20 40 17 63 39 46 3 34 58 33 CLK_13IN DSC_EN_B DOWNLINK UPLINK MAN_TEST CLK_OUT FS_AUD SW_RF to U403 Pin8 UPLINK_AUD SP_INT RF_START RX_ACQ DM_CS TX_KEY VA_SPI_SCK VA_CS VA_SPI_MI VA_SPI_MO SPI_RFCS SPI_MOSI SPI_MISO SPI_CLK MDM_RD MDM_WR ON_OFF_SENSE 2 DWNLINK_AUD RESET
LOGIC BOARD SIGNALS
J600
from GIFSYN 13 12 11 TX_EN RX_EN
Measured in standby mode
2.8mVpp 10ms / cm From the CPU (U701). When high, Rx path enabled and low muted. 1. Enables the Rf switch (U400) for receive mode. 2. Biases the mixer Q420, and low noise amp (Q418). From CPU (U701), but inverted by Q501. High when 1. Enable the Rf switch for transmit mode & also the GIFSYN for transmit mode. 2. Supply Voltage for the PAC IC. 3. Isolates RF, by switching the PA Bias Circuitry ( Not shown). Controlled at power up by GCAP (U900) & CPU (U701). 1. Connected to CPU (U701), BIC (U703), Modem (U501) & Speech coder (U801). After power up sequence, any chip can hold RESET low to power phone off if there is a problem.
BIC U703
31 32 1 64 4 54
d
TX_EN RX_EN
E C Q500 Q501 B
7Vpp 10ms / cm
DISPLAY
30 BATT_SENSE
c
to BIC to SMOC to GIFSYN to SMOC to TIC .... to PAC / SMOC
power on
2,8Vrms 200ms / cm
BIC_INT
BL_CNTL
Time Processing Unit
RAM1_CS RAM2_CS BATT_CNTL RESET
to U702 to U702
U701 Call Processor BGA
EEPROM U705 FLASH U704 uBGA
DACOUT
to U704
B+_SENSE
Chip Select
AD_THERM
ROM1_CS
SRAM U702 uBGA
DUAL_CS
2.8Vpp 100ns / cm
From CPU (U701) to Eprom. 1. Chip Enable controlling read/write access to and from Eprom (U702).
RAM1_CS
2.8Vpp 100ns / cm
From CPU (U701) to SRAM. 1. Chip Enable controlling read/write access to and from 1st half of SRAM (U704).
GND MAN_TEST
to SMOC
1, 3,10,15 5
RAM2_CS
2.8Vpp 100ns / cm
From CPU (U701) to SRAM. 1. Chip Enable controlling read/write access to and from 2nd half of SRAM (U704).
Queued Serial Module
External Bus Interface
ADDRESSS / DATA BUS
SCI_TX
ROM1_CS
2.8Vpp 100ns / cm
From CPU (U701) to Eprom. 1. Chip Enable controlling read/write access to and from Eprom (U702).
AUDIO_IN
DP_EN 8
start up or press key
2.8Vpp 100ns / cm
From CPU (U701) to display, via connector J101. 1. Processor selects to enable display. When high, the display is enabled and low disabled.
ADDRESSS / DATA BUS
ADDRESSS / DATA BUS
U709 Parts of Backhousing Assembly
AUDIO_IN SP_INT
BATTERY
THERM DATA J610, 1 J613, 1 CR607 from CPU BATT_CNTL
L_BATT+
SC_INT
start up or press key 2.8Vpp 2ns / cm
Speech Coder Interface. This is a signal from uP (U701) to Speech Coder (U801). 1) This is a 20ms timing signal from U701 which times the decoding and encoding function of the Speech Coder U801. From BIC to uP. This signal periodically interrupts the uP at 217Hz. During Power Saving mode this signal is set to DC. From BIC to uP. This signal interrupts the uP for a number of reasons. 1. Keypad detection 2. Power Sense 3. SIM Functions 4. DSC Bus Status Indicators From butt plug (J600) to BIC chip (J600).. This is a comms link from an external peripherale and the phone, and could be either data information or speech information. It is also used to sense the presence of a DHFA and the ignition status of the DHFA with DC levels
13MHz CLOCK
Q602
BATT_FDBAK EXT_B+ AUDIO_OUT
4 14 9 Regulator Output from CLA 4.4V without charging
MF_INT
2.8Vpp 1ms / cm
DWNLINK_AUD
L_BATT+ J611, 1 GND J612, 1
UPLINK_AUD
Q601
L_BATT+ 14 47 46 29 17 CHRGC 15 CHARGER 16 18 13 + -1 9
R602
ISENSE
BIC_INT
press a key
2.8Vpp 50us / cm
CLK_AUD
FS_AUD
RESET
UPLINK MOBPORTB
2.8Vpp 10us / cm
RESET 64 63
30 12 10
RX_ACQ 20 TX_KEY
65
62
47
98
56
J802
2 1
MIC DOWNLINK
CPU
Tone Generator 21 Audio Filter Signal Processing A/D CODEC 37 D/A SPI AFC D/A PLL Transmit Power Control D /A Audio Filter Multiplexer 2 1 MIC_BIAS 3 U982 40, 25 B+ DC/DC Vswitch DC/DC Buffer 45 49 RX_AUD 6
5Vpp 10us / cm
From BIC chip (U703) to butt plug (J600).This is a comms link from an external peripherale and the phone, . and could be either data information or speech information. It is also used to sense the presence of a DHFA and the ignition status of the DHFA with DC levels From GIF Syn to BIC IC - 13MHz clock.. This is the master clock reference required for the radio
16
MDM_RD MDM_WR DM_CS SPI_RFCS SPI_MOSI SPI_MISO SPI_SCK RF_SPI to GIFSYN RF_SCK AFC
4 100 2 99 1 3 11 9 10 38 CPU Interface
Ampl. 54 AUX_AUD B+
ALERT
+
+ RF AL RF AL
39 VSWITCH
19 5
SPEAKER
-
20
CLK_13_IN
1.6Vpp 50ns / cm
Measured in test mode
AUDIO IN
test mode 08#, 10#, 36# 434#, 477# 2.7Vpp 5us / cm
External audio from butt plug, directly to SMOC IC
28 22 41 3 11 37
R275V L275V R475 L500 VRef
RX SIGNAL PATH TX SIGNAL PATH MAIN VCO SIGNAL PATH TUNING VOLTAGES REFERENCE CLOCK
CLK_AUD
test mode
AUDIO OUT 08#, 10#, 36#
434#, 477#
2.8Vpp 5us / cm
External audio from SMOC via FCAP to butt plug
Voice Annotation
GMSK
26 27 29 28 23 21 22
TXQ_P TXQ_M TXI_P TXI_M RXI IQ REF RXQ
U980
L275 7, 26 25
2, 7, 35, 36
40 AOC DET_SW SAT_DET 39 14 15
U500 SMOC IC BGA
U900 GCAP
VA_SPI_SCK VA_CS VA_SPI_MI VA_SPI_MO to Call Processor
2.8Vpp 5us / cm
This signal is from the BIC to the SMOC It is a timing signal and runs at 512KHz, and times the transfer of speech information on the DSC Bus between BIC and SMOC.
SW 5.6V
5 46 AUX_MIC 7 U982 6 20
L901 Boost Mode Circuitry CR910
VSWITCH
Orderable Part Non - Orderable Part
FS_AUD
2.8Vpp 5us / cm
This signal is from the BIC to the SMOC It is a timing signal at 8KHz and provides for frame synchronisation during speech transfer on the DSC bus.
AL LAYER - ORDERABLE SPARES
Part Designator Alert BT700 CR607 CR910 J500 J600 J603 J802 J803 J900 LS802 Mic Q501 Part Description Alert Connector Real Time Clock Diode Charge Line Diode Switched Supply Keyboard Connector Connector-Extern Connector Vibra Connector Microphone Connector Speaker SIM Connector Speaker Microphone Transistor TX_EN Part Number 5009005J03 0909888M01 4809606E07 4809653F02 2809424M01 0909449B03 0909888M01 0909195E01 0909888M04 3909426M01 5009076E12 5009536H15 4809607E05 Part Designator Q601 Q602 R602 U500 U703 U900 U980 U982 SH11 SH12 SH13 SH14 Part Description Power Transistor Charging Transistor Battery Feedback Resistor I Sense SMOC IC BIC IC GCAP Voice Annotation IC Amlifier IC Shield Call Processor Shield GCAP Shield SMOC Shield BIC / EEPROM Part Number 4809579E04 4809937C05 0680195M64 5199332C04 5109962C11 5109632D75 5109152M07 5109731C03 2609482M01 2609481M01 2609483M01 2609484M01
TEST COMMANDS
# press 2 sec. 01 # 07 # 08 # 09 # 10 # 11xxxx # 12xx # 19 # 20 # 22 # 25 # 26xxxx # 31x # 33xxxx # 36 # 37 # 45xxxx # 46 # 47x # 58 / xxxxxx # 59 / xxx # 60 # 7100 # Enter Manual Test Mode Exit Manual Test Mode Mute Rx Audio Path Unmute Rx Audio Path Mute Tx Audio Path Unmute Tx Audio Path Program Main Local Osc. to Channelbb Set Tx Power level to fixed valure Display SW Version Number of Call Processor Display SW Version Number of Modem Display SW Version Number of Speech Coder Set Continuous AGC Set Continuous AFC Initiate Pseudo-Random Sequence with Midamble Synchronize to BCH Carrier Initiate Acoustic Loopback Stop Test Serving Cell Power Level Display Current Valure od AFC DAC Set Audio Volume Display / Modify Security Code Display / Modify Lock Code Display IMEI Display Error Code
POWER UP DEBUG
Tie watchdog as shown in Signal Flow diagram, and supply power to radio: - Check that there is B+ present at input to GCAP on pin 40. If not, could be problem with Battery Select Circuitry (Q906) - GCAP should then drive R275, L275 and VRef. If these are not present, could be a problem with GCAP itself. - Verify collectors of regulators Q221 and Q222 are both around 2.75V. - If ok, then check that the SMOC drives the Xtal Varactor Diode CR201 on the AFC line with a DC Voltage. - If ok, then follow 13MHz path through GIF SYN & BIC and then to Call Processor and SMOC. - If ok, then check chip enables from Eprom, and SRams at Test Points. - If ok, then verify Reset Line.
COMMON PROBLEMS
Customer Complaints Special Note Part Prefix Reason
REVISIONS
Europe Middle East & Africa Customer Services LEVEL 3 COLOUR DIAGRAMS Dual Band ZAP Colin Jack, Michael Hansen, Billy Jenkins Page 1 of 2 20.03.98 Rev. 1.0
Motorola Confidential Proprietary
DUAL BAND ZAP RF BLOCK DIAGRAM
ANT
Logig_*GSM_DCS Logig_GSM_*DCS 3 Q412 1 RX_EN 2 6 B GSM -0,6dB DCS -1,0dB 7 U401 4 EXT ANT SW_RF from and to J600 Pin2 5 2 FL401 FL400 GSM -2,2dB DCS -2,2dB Q411 GSM 12,8dB DCS 9,3dB B C Q430 C FL461 GSM -2,2dB DCS -2,2dB FL462 GSM 9,8dB DCS 9,8dB C B B C GSM / DCS 1,2V
RF BOARD SIGNALS
Tx SIGNALS - 110062#, 1215#, 310#
Frequency 217Hz - 1ms/cm
SAT_DET
3Vpp
g
CR 220 43 RX LOCAL OSCILLATOR 430 MHz GSM 10dB DCS 10dB C C 41 42 46 31 ATT. 25dB SWITCH 33 12 13 17 51 B 18 19 SUPER FILTER TXI 59 CLK_OUT
2.1Vpp
f
RX275
Loss from Antenna and EXT ANT GSM -1.7dB DCS -2.1dB
GSM ( CH 62 ) 947,4 MHz
4
Osc. discrete circuty
215 MHz
B FL480 GSM -4,5dB DCS -4,5dB
U220 GIFSYN
PLL DEMODULATION 47 48 RXI IQ REF RXQ to SMOC
Signal from PAC to SMOC. When PA is at or near saturation signal is low, telling SMOC to reduce AOC drive When the PA is not near saturation this is high, telling SMOC to increase AOC drive. Signal from the SMOC to the PAC When this signal is low, the internal gain in the PAC is unity. When this signal is high, the internal gain in the PAC is 1. From uP to PAC. This is a timing signal to the PAC to provide the current path for the initial loop precharge Signal from SMOC to PAC. This is a linear control voltage for ramp up and ramp down of the PA output level. This controls the voltage on the exciter control output (EXC) from the PAC. Signal from uP but inverted via Q500 and used to time:1. GIF SYN 2. TIC 3. Tx VCO 4. PAC 5. RF Switch Enables Tx Path when high Signal from uP inverted via Q504. Enables TIC, PA and TX VCO. When high, this enables Tx path. From SMOC IC to GIF SYN This signal is the in-phase input to the I-Q Modulator of the GIF SYN.
DET_SW
Power Step: 04-11 - 50mVpp 12-15 - 900mVpp
Q460
TX_KEY
k
2,75Vpp
Q480
j
V1 6
V2 3
SW_VCC
AOC
Power Step: 04 - 520mVpp 15 - 280mVpp
1842,8 MHz
2 3 V1 V2 U403 U401 SWITCH 8 CONTROL 1 TX_EN RX275 4 RX_EN 5 6 1 -10V 3 4 Q205 2 Q200 works as 2nd HarmonicAmpl. 6 C C DCS C Q201 Q200 Q202 B C B C GSM C Q206
c
GSM ( CH 62) 732,4 MHz DCS ( CH 700 )
RX_EN
16
VRef TX_EN
3Vpp
DCS ( CH 700 )
h
i
1627,8 MHz
Logig_GSM_*DCS
MDM_ANA_VCC to SMOCand 13 MHZ Clock B+
b
C Q221 E E Q222 C
B
f g
a
RF_START DM_CS
2,8Vpp
RX275
Logig_*GSM_DCS
MAIN VCO
GSM ( CH 62 ) 732,4 MHz DCS ( CH 700 ) 813,9 MHz
SF_VCC 21 26
a d c e
GSM ( CH 62 ) 902,4 MHz
TXQ PLL 57 AFC Y702 CR221
2.1Vpp
From SMOC IC to GIF SYN This signal is the quadrature input to the I-Q Modulator of the GIF SYN.
C212 C213 C214
23
LOOP FILTER GSM 1,5V - 2,5V DCS 1,5V - 3,0V *GSM_DCS
Modem Callprocessor Interface
MDM_RD
2,8Vpp 500us/cm
B
DCS ( CH 700 ) 1747,8 MHz
R275 GSM -0.4dB DCS -0.5dB Output GSM 21dB DCS 17dB FL301 GSM 8,7dB DCS 12dB CR303 Q330 Q331 GSM 2,5dB DCS 6,0dB GSM -5dB DCS -5dB R337 Attenuator DCS B Q350 C C GSM B Q351 C C GSM / DCS DCS 1,8 - 2,1V
CR203
CR 202
From uP to SMOC. This signal indicates when the uP is reading data from the SMOC. High when enabled.
SPI SERIAL DATA BUS INTERFACE 14 1 7 9,10 2 ,12 DM_CS
52 53
RF_SPI RF_SCK
MDM_WR
2,8Vpp 500us/cm
From uP to SMOC. This signal indicates when the uP is writing data to the SMOC. High when enabled.
FL301
GSM -17dB DCS -13dB
TX VCO U370 / TIC
VR353 8 CHARGE PUMP 4 4 VR354 4 6 3 2 DM_CS 1 Logig_GSM_*DCS Q309 PHASE DET.
Rx SIGNALS - In Standby Mode
11, 22, 44 R475 R275 4 MODULATION 61 62 63 64 TXQ_P TXQ_M TXI_P TXI_M R475V RX_ACQ
2,8Vpp 500us/cm
U301
From uP to SMOC This is an interrupt from the uP to the SMOC. When high this indicates to the SMOC the beginning of the receive burst. From uP to GIF SYN Signal to drive the GIFSYN IC. This is a pulsed signal which controls the sending of SPI data to the GIFSYN for all RF functions.
PA
FLTR_-10V Q362 RF_IN 2 PAC_EN Q305 Q306 EXC 7
from SMOC
RF_START
2,8Vpp 20us/cm
GSM 170 MHz DCS 120 MHz
U340 / PAC DET
f g
CR223
Osc. discrete circuty
TX LOCAL OSCILLATOR
6 7 PLL
Rx SIGNALS - 110062#, 262000#, 25013#, 241#
RX SIGNAL PATH TX SIGNAL PATH MAIN VCO SIGNAL PATH
RXQ RXI
Frequency 217Hz - 1ms/cm
1.8Vpp 500us/cm
Logig_*GSM_DCS
From GIF Syn to SMOC IC. This is a baseband analogue signal to A/D convertors of SMOC
CR 261
SAT.
4, 14 10 SAT_DET TX_KEY 12 8 DET_SW 11
1, 3
GSM_*DCS C271
GSM 340 MHz DCS 240 MHz
10
1.8Vpp 500us/cm
From GIF Syn to SMOC IC. This is a baseband analogue signal to A/D convertors of SMOC From SMOC to GIF Syn.
TUNING VOLTAGES REFERENCE CLOCK Orderable Part Non - Orderable Part
IQ_REF
1.38Vrms 500us/cm
GSM ----- 1V DCS 1,7 - 2V
This is a DC level from SMOC for the RXI and Q signals to ride on.
AOC_DRIVE
Part Designator A1 CR202 CR203 CR220 CR221 CR223 CR261 CR303 FL301 FL400 FL401 FL480 FL461 FL462 Q200 Q201-202 Q205 Q221-222 Q305-306 Q309 Q330 Q331
RF LAYER - ORDERABLE SPARES
Part Description Part Number Part Designator Q350-351 Q411 Q412 Q430 Q460 Q480 U220 U401 U403 U301 U370 U340 VR353 VR354 SH1 SH2 SH3 SH4 SH5-SH7 SH8 SH9 Part Description Antenna Connector Main VCO Varactor Main VCO Diode RX Local Osc.Varactor Master Xtal Varactor Tx Local Osc. Diode Tx Local Osc. Varactor TX Exciter Diode 1st Rx Filter 2nd Rx Filter VCO Filter IF Saw Filter EXT Antenna Connector GIF SYN Power Transistor Main VCO Transistor Main VCO Transistor GSM / DCS Switch Supply Transistor PAC Transistor GSM / DCS Switch TX Buffer TX Predriver 3909155T01 4809641F02 4809948D10 4809641F02 4809641F04 4809948D05 4809641F02 4809948D10 9109193T03 9109144M01 9109111C08 9109035M01 9109157M01 9109429J04 4809527E30 4809527E24 4809937C07 4809579E18 4809939C06 4809939C07 4809527E26 4809527E24 TX VCO Transistor Receive Power Transistor GSM / DCS Switch Receive Power Transistor Receive Mixer Transistor IF Isolation Aplifier GIFSYN IC Antenna Switch IC Switch Control PA Dual FET IC TIC IC PAC IC TX VCO Varactor TX VCO Variator Shield Low Noise Ampl. Shield PA Shield GIFSYN Shiel Exiter Shield VCO TIC Shield Mixer Iso Ampl. Shield Rf Switch
Part Number 4809940E01 4809527E24 4809939C07 4809527E32 4809527E20 4809940E01 5109632D92 5109572E04 5109923D14 4809527E31 5109879E12 5109632D91 4809877C06 4809877C04 2609474M01 2609475M01 2609476M01 2609477M01 2609480M01 2609478M01 2609479M01
TEST COMMANDS
# press 2 sec. 01 # 07 # 08 # 09 # 10 # 11 xxxx # 12 xx # 19 # 20 # 22 # 25 # 26xxxx # 31x # 33xxxx # 36 # 37 # 45xxxx # 46 # 47x # 58 / xxxxxx # 59 / xxx # 60 # 7100 # Enter Manual Test Mode with Test Card Exit Manual Test Mode Mute Rx Audio Path Unmute Rx Audio Path Mute Tx Audio Path Unmute Tx Audio Path Program Main Local Osc. to Channel Set Tx Power level to fixed valure Display SW Version Number of Call Processor Display SW Version Number of Modem Display SW Version Number of Speech Coder Set Continuous AGC Set Continuous AFC Initiate Pseudo-Random Sequence with Midamble Synchronize to BCH Carrier Initiate Acoustic Loopback Stop Test Serving Cell Power Level Display Current Valure od AFC DAC Set Audio Volume Display / Modify Security Code Display / Modify Lock Code Display IMEI Display Error Code 1-Low 124-High 1-Low
RECEIVE DEBUG - GSM MODE
a c e b Before actually removing any cans it may be worth checking the RX275_____, MDM_ANA_VCC______, RX_EN______, -10V ______and f if the Logig_GSM_*DCS______ is high to switch the output of Q412 Pin6 and Q205 Pin4 to high.
TEST MODE: Type in Key commands: 110062#, 262000#, 25013#, 241#. Test for a set level eg. (-30dB's) at point ______to compensate cable losses.
TRANSMIT DEBUG
Put the phone into test mode and key in the commands: 110062#, 1200#, 310# Firstly if no Transmiter output we should check the modulation output at U220 Pin 4 and the Main VCO
j
h i at point _________to establish which of the signals are missing or if both the signals are missing.
- If the modulation output is missing and Main VCO is fine then remove SH03 and check in the TX Local Oscillator the CR212 and the tuning voltage from U220 Pin10. Check if Q222 and Q221 have both 2.7V. If still no problems found, measure from CPU DM_CS at SMOC Pin2. If ok replace U220. - - Main VCO is missing but modulation is fine remove SH07 and check discretes, SF_VCC U220 Pin23 and If Main VCO tuning voltage U220 Pin21. - If bothMain VCO and modulation are missing then check the collectors of Q221 and Q222 for 2.7V. If ok, then check from CPU DM_CS at SMOC Pin2. Possible GIF SYN or SMOC problem. - If TX is generated but is low then we look for problems under SH02 and SH09 and follow path through to antenna. - If TX looks OK but fails in wingate check at the T/R switching circuitry (U401/U403) switching RF to J600 Pin2 and the J600 connector itself.
k The only real short-cut we can take is by probing the 215MHz test point_______ (pin 31of GIF).
- If the 215 is OK then we can assume problem lies around GIF, either 430MHz Local Oscillator or in generation of RXI and RXQ. The can SH03 should then be removed. Check that IQ Ref from the SMOC is around 1.38Vdc and then the RXI and Q outputs from the GIF to check which is faulty. - If the 215Mhz is low probe the R.F inputs to the Mixer to see which RF path (RF INPUT or MAIN VCO) the fault lies on. - If Main VCO is low, the main suspicions are with the main VCO, or the VCO filter (FL461/462) and the SH07can should be removed. . If the input to the filter is low, then there is some discretes under the VCO can. Check SF_VCC U220 Pin23 and Main VCO tuning voltage U220 Pin21. - If RF INPUT, and the MAIN VCO OK, the main suspicions are with the 2 input filters FL400 and FL401 and the can SH01 should be removed. If the signal is low at the input to these, it could be losses caused by the Antenna Switch U401.
k - If 947.4 and 794.4 RF values are fine but 215MHz into GIF is low_____ then we must also remove can SH08. The SAW filter (FL480)
and IF Isolation AMP (Q480) is located under here.
FREQUENCIES GSM / DCS
GSM / CHANNEL 890.2 902.4 914.8 Tx 1710 1747,8 1785 1805 1842,8 1880 Tx 935.2 947.4 959.8 Rx Rx MAIN VCO 782.2 794.4 806.8 MAIN VCO 1590 1627,8 1665 215 215 215 215 215 215 Rx I.F Rx I.F Rx IF LO 430 430 430 Rx IF LO 430 430 430 120 120 120 170 170 170 Tx I.F Tx I.F Tx IF LO 340 340 340 Tx IF LO 240 240 240
REVISIONS
Europe Middle East & Africa Customer Services LEVEL 3 COLOUR DIAGRAMS 20.03.98 Rev. 1.0 Dual band ZAP Colin Jack, Michael Hansen, Billy Jenkins Page 2 of 2
62-Middle
DCS / CHANNEL
700-Middle 124-High
Motorola Confidential Proprietary