Text preview for : CDX-3250.pdf part of Sony CDX-3250 CDX-3250



Back to : CDX-3250.rar | Home

CDX-3250
SERVICE MANUAL
AEP Model UK Model

Model Name Using Similar Mechanism CD Drive Mechanism Type Optical Pick-up Name

CDX-4180 MG-363X-121 KSS-521A

SPECIFICATIONS

FM/MW/LW COMPACT DISC PLAYER
MICROFILM

­1­

SECTION 4 DIAGRAMS
4-1. IC PIN DESCRIPTION
· IC801 µPD17705GC-526-3B9 (SYSTEM CONTROL) Pin No. Pin Name I/O 1 SIRCS I SIRCS input (A/D) 2 3 4 5 6 7 8 9 10 11 12 13 14, 15 16 17 ­ 20 21 22 ­ 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55, 56 57 58 IN-SW D-SW SELF-SW L-SW LM-EJ LM-LOD ANT-ON MONO SD BAND-SW AREA1-SW AREA2-SW RE1, 2 SEEK NC GND3 KEYIN3 ­ 1 ROT-IN S-METER TEST-SW AM-IFC FM-IFC VDD2 VCOH-FM VCOL-AM GND2 NC EO1-PDOUT TESTO AM-ON(TU-ON) FM-ON(FM/AM) LCL/DX BEEP ACC-IN SCOR MUTE AMP-MUTE TEL-MUTE NC VOL-CE VOL-CLK VOL-DATA EMPHO PW-ON MD-ON CD-ON ILL-ON MOD1, 2 NC LCD-CE I I I I O O O O I I I I I O -- -- I I I I I I -- I I -- -- O -- O O O O I I O O O -- O O O O O O O O O -- O CD mechanism position detection CD mechanism position detection CD mechanism position detection LIMIT switch Loading motor control (Eject direction) Loading motor control (Loading direction) Power control for amplifier. Force MONO output (Not used.) SD signal input Band plan setting of general area. Destination select 1 Destination select 2 Rotary encoder input 1, 2 SEEK output Not used. Ground A/D key input 3 ­ 1 Rotary commander input FM and MW/LW common signal meter A/D conversion input. TEST mode select input MW/LW center frequency input FM center frequency input Power supply (+5 V) Local oscillation frequency input (FM) Local oscillation frequency input (MW/LW) Ground Not used. Error out output Fixed at "L". MW/LW power output (MW/LW select) FM power output (FM select) LOCAL/DX select ("H" : LOCAL, "L" : DX) BEEP output Accessory input SUBQ data read request System mute output Power amplifier mute output Telephone mute output Not used. Electric volume chip select Electric volume serial clock Electric volume serial data De-emphasis control output System power control Loading motor power Servo drive power Illumination output Bus boost control 1, 2 Not used. LCD drive chip select output Pin Description

­ 19 ­

Pin No. 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Pin Name EZ-SEL SENS FOK LD-ON NC ST/MONO LCD-CKO LCD-SO C.ALARM SQ-CKO CD-RST SQ-SI CD-SO CD-LAT CD-CKO VREF GND1 X-OUT X-IN BU-IN VDD1 RESET

I/O I I I O -- I/O O O O O O I O O O -- -- -- I I -- I

Pin Description SHIFT + input Information input from servo IC. Focus OK input Laser diode control Not used. (Connect to GND.) Used for both STEREO indicator display input and force MONO output. (FM) LCD driver serial clock output LCD driver serial data output Caution alarm output Q data read serial clock output Servo IC/DAC reset output Q data input Serial data output to servo IC. Data latch output to servo IC. Serial clock output to servo IC. Not used. Ground Crystal oscillator connection (4.5 MHz) Crystal oscillator connection (4.5 MHz) Back-up detection Power supply (+5 V) RESET input

­ 20 ­

CDX-3250

4-4. SCHEMATIC DIAGRAM -- CD MECHANISM SECTION -- · Refer to page 22 for Waveforms and Note. · Refer to page 37 for IC Block Diagrams.

1

A
(1/2)

(Page 33)

­ 25 ­

­ 26 ­

CDX-3250
4-6. SCHEMATIC DIAGRAM -- DISPLAY SECTION --

GREEN

AMBER

D561-D578 SML-010YT-T86 (AMBER) SML-010PT-T86 (GREEN)

CNP552

B

(Page 36)

Note: · All capacitors are in µF unless otherwise noted. pF: µµF 50 WV or less are not indicated except for electrolytics and tantalums. · All resistors are in and 1/4 W or less unless otherwise specified. · U : B+ Line. · Power voltage is dc 14.4V and fed with regulated dc power supply from ACC and BATT cords.

· C : panel designation. · Voltage is dc with respect to ground under no-signal (detuned) condition. no mark : FM < > : CD PLAY · Voltages are taken with a VOM (Input impedance 10 M). Voltage variations may be noted due to normal production tolerances.

­ 29 ­

­ 30 ­

CDX-3250
4-8. SCHEMATIC DIAGRAM -- MAIN SECTION (1/2) -- · Refer to page 39 for IC Block Diagrams.

4

A (Page 26)
3

1 2

Note: · All capacitors are in µF unless otherwise noted. pF: µµF 50 WV or less are not indicated except for electrolytics and tantalums. · All resistors are in and 1/4 W or less unless otherwise specified. ¢ · : internal component. · C : panel designation. · U : B+ Line. · Power voltage is dc 14.4V and fed with regulated dc power supply from ACC and BATT cords. · Voltage is dc with respect to ground under no-signal (detuned) condition. no mark : FM ( ) : MW < > : CD PLAY : Impossible to measure · Voltages are taken with a VOM (Input impedance 10 M). Voltage variations may be noted due to normal production tolerances. · Signal path. F : FM f : MW J : CD

TU1 TUNER UNIT

­ 33 ­

­ 34 ­

CDX-3250

4-9. SCHEMATIC DIAGRAM -- MAIN SECTION (2/2) -- · Refer to page 34 for Note. · Refer to page 39 for IC Block Diagrams.

ELECTRICAL VOLUME

FRONT L-CH ­ FRONT L-CH + REAR L-CH ­ REAR L-CH + REAR R-CH ­ REAR R-CH + FRONT R-CH ­ FRONT R-CH +

AMP ANT/REM POWER REM

(REMOTE IN)

1

B

(Page 29)

­ 35 ­

­ 36 ­

· IC Block Diagrams IC1 CXD2507AQ
XLON SPOD SPOC SPOB SPOA CLKO VDD XLTO DATO CNIN SEIN CLOK XLAT

64 63 62 61 60 59 58 57 56 55 54 53 52

FOK MON MDP MDS LOCK TEST FILO FILI PCO VSS AVSS CLTV AVDD

1 2 3 4 5 6 7 8 9 10 11 12 13

SERVO AUTO SEQUENCER

5

14

CPU INTERFACE

SUB CODE PROCESSOR 4 DIGITAL CLV

DIGITAL PLL

EFM DEMODULATOR

51 50 49 48 47 46 45 44 43 42 41 40

DATA XRST SENS MUTE SQCK SQSO EXCK SBSO SCOR VSS WFCK EMPH

3 ASYMMETRY CORRECTOR 5 D/A INTERFACE DIGITAL OUT
CLOCK GENERATOR

39 DOUT 38 37 36 35 34 C4M FSTT XTSL XTAO XTAI

RF BIAS ASYI ASYO ASYE

14 15 16 17 18

16K RAM

ERROR CORRECTOR 3

6

WDCK 19

33 MNTO

20 21 22 23 24 25 26 27 28 29 30 31 32
LRCK PCMD BCLK GTOP XUGF XPCK VDD GFS RFCK C2PO XROF MNT3 MNT1
CH3-IN CH2-IN

IC3 BA6796FP
OP IN ­ OP IN + CH1-IN CH1 + CH1 ­ VREF CH3 CH2 CH2 + CH2 ­ VCC CH1

28

27

26

25

24

23

22

21

20

19

18

17

16

15

LEVEL SHIFT

VCC LEVEL SHIFT

DRIVE BUFFER

DRIVE BUFFER

DRIVE BUFFER

DRIVE BUFFER

LEVEL SHIFT

THERMAL SHUT DOWN

LEVEL SHIFT

LOGIC CTL1 CTL2 FWD REV

V/I

DRIVE BUFFER

DRIVE BUFFER

DRIVE BUFFER

DRIVE BUFFER

DRIVE BUFFER

1
OPOUT

2
CH4-IN

3
CH4

4
CTL1

5
CTL2

6
FWD

7
REV

8
TRAY

9
GND

10
CH5 ­

11
COM

12
CH4 +

13
CH3 +

14
CH3 ­

­ 37 ­

IC2 CXA1782BQ
PHD 2 PHD 1 RF M RF O PHD RF I CC1 CC2
IIL DFCT TTL 23 C.OUT

CP

36

35

34

33

32

31

30

29

28

CB

27 26 25

APC

LEVEL S

FOK

MIRR RF IV AMP1

FOK
24

LD

SENS

TTL RF IV AMP2 FE BIAS 37 TTL IIL DATA REGISTER INPUT SHIFT REGISTER ADDRESS DECODER

22 21 20

XRST DATA XLT CLK

FE AMP

IIL IIL OUTPUT DECODER 19

F

38 F IV AMP TOG1-3 BAL1-3 FZC COMP FS1-4 TG1-2 TM1-7 PS1-4

E

39

18

VCC

E IV AMP EI 40 TE AMP

BAL1

BAL 3

BAL2

HPF COMP VEE

LPF COMP

TRACKING PHASE COMPENSATION TM6

ISET

17

ISET

41 TG1 16 SL O SL M

TED 42

TOG1

TOG2

TOG3

TM5 TM4 TZC COMP FCS PHASE COMPENSATION TM3 TM2

15

LPFI 43 TEI 44 WINDOW COMP ATSC DFCT

14

SL P

DFCT TM1 FS1 TM7 FS2 13 TA O

ATSC 45 TZC 46

TDFCT 47

TG2

VC

48

FS4

1

2

3

4

5

6

7

8 9

10

11

F SET

12

FEO

SRCH

FLB

FDFCT

FSET

FGD

FE O

TGU

TG2

FEI

­ 38 ­

TA M

FE M

IC401 LC75374E
LTOUT LSIN NC LVRIN LCOM NC LSB1 LT1 LT2 LT3 LSB2 23 22 LFIN + ­ + ­ ­ + ­ + + ­ 21 LFOUT

33

32

31 30

29

28 27 26 25 24

DECODER

LATCH

1 RVRIN

2 RCOM

3 4 RT1 RT2

5 RT3

6 7 8 9 10 RTOUT RSIN NC NC RSB1

11 RSB2

IC402 TDA7385

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
TAB PW-GND OUT2­ ST-BY OUT2+ Vcc1 OUT1­ PW-GND1 OUT1+ SVR IN1 IN2 S-GND IN4 IN3 AC-GND OUT3+ PW-GND3 OUT3­ Vcc2 OUT4+ MUTE OUT4­ PW-GND4 DIAGNOSTICS OUT

­ 39 ­

+ ­

R1 R2 R3 R4 RSELO

40 41 42 43 44

+ ­

­ +

­ +

­ +

VDD 39

­ +

LSELO L4 L3 L2 L1

34 35 36 37 38

+ ­ + ­

20 LROUT

19 VREF CONTROL 18 CE 17 DI 16 CL 15 VSS 14 RROUT

+ ­

+ ­ SHIFT REGISTER + ­

13 RFOUT 12 RFIN