Text preview for : 10_Block Diagram.pdf part of Samsung CLP-500 Samsung CLP-500 Service Manual
Back to : Samsung CLP-500 Service_M | Home
Pa n e l
16x2 LCD 5pin, UART 32bit
10
10. Block Diagram
Samsung Electronics
SDRAM
64MB + Option Memory
IEEE1284
SPGPm
60MHz EEPROM
RS232C
UART
f or Debugg ing
16bit
Analog MUX
USB 2. 0
LSU
-
TEMP.(2 EA) Fusing Temp. HVPS x 3 CTD To ner(resistance) X 4 ITB & OPC key Waste Toner Waste Agitator
NPC
16bit Mot or
Op tional
Full Func tion
LPEC1
Color ASIC
* Total : 15 input
Flas h Memory
8~ 16bit
HVPS
PWM c on trol
BLOCK DIAGRAM
Service Manual
2MB
32bit
10-1
10-2
PC
Sts, Cmd, Clk, Rdy
Video Controller
SCF Optional
PDO~PD7 BLDC_OPC & ITB BLDC MAIN
BLOCK DIAGRAM
Service Manual
+5V, +3.3V, +24V, +24VF
POWER CORD
SMPS
IEEE1284
HIC Super1284
IEEE1284 Parallel
F
nRD, NWR, nNPC_CS, nWait, nNPC_INT
Motor
T1 T2 SUPPLY Supply Seal Bias CHARGE Zener
Fan Fuser
HVPS
NPC Opt D16~D31 A3~A15
NPC Optional Full
NPC Optional Board
SPGPm
ARM946ES Embedded
nRD, nWR, nEPLD_CS, nRESET A_Read Cha, T1, T2 En_CTD AN_CTD nVDO ENB T2, Deve
PWM AC_Vpp, T1, T2 Charge, Deve, AC
USB 2.0
USB 2.0
USB
CTD Sensor
nVDO_LSU, nLDon, nSH, nHsync, nSart, nRDY, nClk
OSC 12.00 MHz
A2~A9
Flash Memory AM29LV800 x 2 2MB
D0~D31 A2~A21
LSU
nCut_Off A_Cart nS_New
Main Clock SD0~SD31 SA0~SA12 DATA 0~7
ASIC
LPEC1
OSC 19.90 MHz
CS, SK D1, D0
Video Clock
SDRAM K4S561632 x 2 64MB
Fusible Joint
Cartridge 4 y, c, m, k
Solenoid Y,C,M,K
PANEL B'D
SD0~SD31 SA0~SA12
UART 5pin
EEPROM 93C66 512bytes
Developer Drive
Clutch Y,C,M,K
7 LED SDRAM DIMM Optional 64MB, 128MB
BLDC DEVE
Samsung Electronics
7 KEY
Motor