Text preview for : schdpl.pdf part of PANASONIC SA-AK78 S.M.
Back to : PANASONIC SA-AK78.part1.r | Home
SCHEMATIC DIAGRAM-16
:POSITIVE VOLTAGE LINE :CENTER SP. DRIVE SIGNAL LINE
DPL CIRCUIT :NEGATIVE VOLTAGE LINE :CD-DA/V-CD(AUDIO) SIGNAL LINE :SURROUND SP. DRIVE SIGNAL LINE
C851 16V220
C829 16V220 C861 50V2.2
C837
0.1
C830 16V10
IC802
C831 16V10 D C
BA178M09T
50V2.2
C832 16V10
2.2K
REGULATOR
18K
39K
C833 16V10
16V220
16V10
16V10
C840
C841
C834 0.1
R836
C820
R835
R892
OUT GND IN
C824
3 2 1
L801 9.1V 14.8V
47 H
4.5V
4.5V
4.5V
4.5V
4.5V
4.5V
4.5V
9.1V
4.5V
4.5V
4.5V
4.5V
4.5V
4.5V
4.5V
4.5V
2.6V
0.7V
4.5V
4.5V
16V220
16V220
2V
C835
16V33
C818
C882
C900
C899
0.1
0.01
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
C ch DC CUT
S ch DC CUT
R ch DC CUT
L ch DC CUT
S OUT
R OUT
RBPF1
C OUT
L OUT
VREF-BUFFER
L MIX OUT
Vcc
S IN
RBPF2
L IN
R IN
VREF
R NF
L NF
C VOL IN
R-MIX OUT
NR DET
NR 1REF
DELAY OUT
4.5V
80 RBPF3 NC 25
C836 50V0.47 4.5V 9.1V C863 C889
79 DC CUT Vcc 26 50V0.1 33P
C842 50V4.7 5.2V 2.6V
78 L-R RECT C VOL OUT 27
C843 50V0.47 4.5V 4.5V
77 DC CUT C OP IN 28
C844 50V4.7 5.2V R857
76 L+R RECT A GND 29 22K
C845 50V0.15 4.5V 4.5V C865
75 VCS TH C OP NF 30 16V10
C846 50V3.3 4.5V 3.9V
74 VCS1 C OP OUT 31 A
C847 50V0.15 4.5V IC801 2.6V C817 50V22
73 VCS2 VOL REF 32
C848 50V0.15 4.5V LV1041M 2.7V
72 VLR2 S OP OUT 33 B
C867 50V3.3 4.5V DOLBY PRO LOGIC 4.5V C866
71 VLR1 CONTROL S OP NF 34 R856
C868 50V0.15 4.5V 4.5V C864 0.047 22K 16V10
70 VLR TH S OP IN 35
C870 50V4.7 5.2V 2.6V
69 L RECT S VOL OUT 36
C875 50V0.47 4.5V 4.5V C816 16V10 C888
68 DC CUT OP VREF 37 33P
C883 50V4.7 5.2V 2.6V
67 R RECT S VOL IN 38
C TRIM DC CUT
C896 50V0.47 4.5V 4.5V C862 50V2.2
66 DC-CUT S OUT 39
DIGITAL GND
CMODE CAP
4.5V 4.5V C815 50V0.33
65 L BPF3 DC CUT 40
NS BPF1
NS BPF2
ENABL2
DC CUT
L BPF2
L BPF1
ENABL
A GND
OSC1
DATA
DATA
OSC
OSC
R IN
CLK
CLK
A/ D
D/ A
VDD
L IN
NS
C897
0.1
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 Q804
KRA111STA
0.1V
5.1V
0V
2.5V
2.6V
5.2V
4.5V
4.5V
4.5V
4.5V
4.5V
4.5V
4.5V
4.5V
0V
4.5V
4.5V
4.5V
4.5V
0V
0V
0V
R868 MUTING CONT. R864
1K 0.9V 0.8V 1M
6.3V100
C874
50V0.47
50V0.47
50V2.2
C898
16V220
16V47
3300P
0.082
0.082
0.1
0.047
0.022
680P
1K
C802
50V2.2
Q803
C801
C804
C803
C807
C806
C813
C814
C805
C811
C809
R822
C812
B
X801 KRA111STA
(8MHz) R865 MUTING CONT. R863
A 1K 1M
1 0.9V 0.8V
R802
R801
39K
39K
R823
6.3V100
2
1M
C873
A B 3
A B
UDZS5R1BTA
R866
C823 R807 R806 R808 R890 2.2K
16V33
C869
C887
D804
50V10 560 47K 220 560
0.1
R867
16V47
C821
IC804 2.2K
R848 BA4558FE2 C822
4.7K BUFFER AMP 100P 5.1V 2.3V 2.3V
B A 16 15 14 13 12 11 10 9
VR AT Q7
Q8
ENABLE1 S MUT Q6
VDD
Q11
Q10
Q9
ENABLE2 C MUT Q5
0V 0V 0V 7.7V
R874
100K
5 6 7 8
IC803
BU2090AF-E2
SYSTEM CONTROL
DATA
CLK
Vss
Q4
Q3
Q0
Q2
Q1
R855
6.8K
4 3 2 1 1 2 3 4 5 6 7 8
-7.9V 0V 0V 0V 0V 0V 5V 5V
2.2K
R847 C819
4.7K 33P
R872
R876
R826
2.2K
220
220
A B R871
R843
R844
2.2K
1K
1K
C810 R804 R805
R827
50V10 1K 56K A
16V47
C808
R858
R803 2.2K
220 B
14.8V
A B C D A B Q801,802
2SD2114K1V
A B MUTING
CN801 CN802 C838 R880 Q802
1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 50V1 1K R860
0V
A 0.7V 120
Lch OUT
Lch IN
+B(3)
-B(1)
Rch IN
Rch OUT
GND
GND
C OUT
S OUT
NC
+B(4)
CLK4
DATA
CLK1
GND
NC
B
R879
1K
R859
R877
1K
C828 R878
50V1 1K 0.7V 120
0V A
TO TO B
MAIN(CONTROL) MAIN(CONTROL) Q801
CIRCUIT(CP304) CIRCUIT(CP305)
ON SCHEMATIC ON SCHEMATIC
DIAGRAM-18 DIAGRAM-18