Text preview for : icl7662.pdf part of Intersil ILC7662 CMOS voltage converter
Back to : icl7662.pdf | Home
ICL7662
Data Sheet April 1999 File Number
3181.3
CMOS Voltage Converter
The Intersil ICL7662 is a monolithic high-voltage CMOS power supply circuit which offers unique performance advantages over previously available devices. The ICL7662 performs supply voltage conversion from positive to negative for an input range of +4.5V to +20.0V, resulting in complementary output voltages of -4.5V to -20V. Only 2 noncritical external capacitors are needed for the charge pump and charge reservoir functions. The ICL7662 can also function as a voltage doubler, and will generate output voltages up to +38.6V with a +20V input. Contained on chip are a series DC power supply regulator, RC oscillator, voltage level translator, four output power MOS switches. A unique logic element senses the most negative voltage in the device and ensures that the output N-Channel switch source-substrate junctions are not forward biased. This assures latchup free operation. The oscillator, when unloaded, oscillates at a nominal frequency of 10kHz for an input supply voltage of 15.0V. This frequency can be lowered by the addition of an external capacitor to the "OSC" terminal, or the oscillator may be overdriven by an external clock. The "LV" terminal may be tied to GROUND to bypass the internal series regulator and improve low voltage (LV) operation. At medium to high voltages (+10V to +20V), the LV pin is left floating to prevent device latchup.
Features
· No External Diode Needed Over Entire Temperature Range · Pin Compatible With ICL7660 · Simple Conversion of +15V Supply to -15V Supply · Simple Voltage Multiplication (VOUT = (-)nVIN) · 99.9% Typical Open Circuit Voltage Conversion Efficiency · 96% Typical Power Efficiency · Wide Operating Voltage Range 4.5V to 20.0V · Easy to Use - Requires Only 2 External Non-Critical Passive Components
Applications
· On Board Negative Supply for Dynamic RAMs · Localized µProcessor (8080 Type) Negative Supplies · Inexpensive Negative Supplies · Data Acquisition Systems · Up to -20V for Op Amps
Pinouts
ICL7662CBD-0 (SOIC) TOP VIEW
TEST 1 NC 2 CAP+ 3 NC 4 GND 5 NC 6 CAP- 7 14 V+ 13 OSC 12 NC 11 LV 10 NC 9 NC 8 VOUT
ICL7662CBD AND IBD (SOIC) TOP VIEW
NC 1 TEST 2 NC 3 CAP+ 4 GND 5 NC 6 NC 7 14 V+ 13 NC 12 OSC 11 LV 10 NC GND 9 VOUT 8 CAPCAP+ 2 TEST
ICL7662 (CAN) TOP VIEW
V+ 8 1 7 OSC
6
LV
3 4
5
VOUT
ICL7662 (PDIP) TOP VIEW
TEST CAP+ GND CAP1 2 3 4 8 7 6 5 V+ OSC LV VOUT
3-45
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
ICL7662 Ordering Information
PART NUMBER ICL7662CTV ICL7662CPA ICL7662CBD-0 ICL7662CBD ICL7662ITV ICL7662IPA ICL7662IBD ICL7662MTV (Note 1) NOTE: 1. Add /883 to part number if /883B processing is required. TEMP. RANGE (oC) 0 to 70 0 to 70 0 to 70 0 to 70 -40 to 85 -40 to 85 -40 to 85 -55 to 125 PACKAGE PKG. NO.
8 Pin Metal Can T8.C 8 Ld PDIP 14 Ld SOIC (N) 14 Ld SOIC (N) E8.3 M14.15 M14.15
8 Pin Metal Can T8.C 8 Ld PDIP 14 Ld SOIC (N) E8.3 M14.15
8 Pin Metal Can T8.C
Functional Block Diagram
V+
CAP+ RC OSCILLATOR
÷2
VOLTAGE LEVEL TRANSLATOR
CAP-
TEST VOUT N OSC LV
P
VOLTAGE REGULATOR
LOGIC NETWORK
3-46
ICL7662
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22V Oscillator Input Voltage . . . . . . . . -0.3V to (V+ +0.3V) for V+ < 10V . . . . . . . . . . . . . . . . . (Note 2) (V+ -10V) to (V+ +0.3V) for V+ > 10V Current Into LV (Note 2) . . . . . . . . . . . . . . . . . . . . 20µA for V+ > 10V Output Short Duration . . . . . . . . . . . . . . . . . . . . . . . . . . .Continuous
Thermal Information
Thermal Resistance (Typical, Note 3) JA (oC/W) JC (oC/W) PDIP Package . . . . . . . . . . . . . . . . . . . 150 N/A Plastic SOIC Package . . . . . . . . . . . . . 120 N/A Metal Can. . . . . . . . . . . . . . . . . . . . . . . 156 68 Maximum Lead Temperature (Soldering, 10s). . . . . . . . . . . . .300oC (SOIC - Lead Tips Only)
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES: 2. Connecting any terminal to voltages greater than V+ or less than GND may cause destructive latchup. It is recommended that no inputs from sources operating from external supplies be applied prior to "power up" of ICL7660S. 3. JA is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
PARAMETER Supply Voltage Range - Lo Supply Voltage Range - Hi Supply Current
V+ = 15V, TA = 25oC, COSC = 0, Unless Otherwise Specified. Refer to Figure 14. SYMBOL V+L V+H I+ TEST CONDITIONS RL = 10k, LV = GND RL = 10k, LV = Open RL = , LV = Open Min < TA < Max Min < TA < Max TA = 25oC 0oC < TA < 70oC -40oC < TA < 85oC -55oC < TA < 125oC TA = 25oC 0oC < TA < 70oC -40oC < TA < 85oC -55oC < TA < 125oC TA = 25oC 0oC < TA < 70oC -40oC < TA < 85oC -55oC < TA < 125oC TA = 25oC 0oC < TA < 70oC -40oC < TA < 85oC -55oC < TA < 125oC MIN 4.5 9 RL = 2k TA = 25oC Min < TA < Max 93 90 97 TYP 0.25 0.30 0.40 60 70 90 20 25 30 125 150 200 10 96 95 99.9 0.5 4.0 MAX 11 20 0.60 0.85 1.0 100 120 150 150 200 250 200 250 350 UNITS V V mA mA mA µA µA µA kHz % % % µA µA
Output Source Resistance
RO
IO = 20mA, LV = Open
Supply Current
I+
V+ = 5V, RL = , LV = GND
Output Source Resistance
RO
V+ = 5V, IO = 3mA, LV = GND
Oscillator Frequency Power Efficiency
FOSC PEFF
Voltage Conversion Efficiency Oscillator Sink or Source Current NOTE:
VoEf IOSC
RL =
Min < TA < Max
V+ = 5V (VOSC = 0V to +5V) V+ = 15V (VOSC = +5V to +15V)
4. Pin 1 is a Test pin and is not connected in normal use. When the TEST pin is connected to V+, an internal transmission gate disconnects any external parasitic capacitance from the oscillator which would otherwise reduce the oscillator frequency from its nominal value.
3-47
ICL7662 Typical Performance Curves
190 170 OUTPUT RESISTANCE () 150 130 110 90 70 50 30 0 2 4 6 8 10 12 V+ (V) 14 16 18 20 LV = OPEN 30 0 2 4 6 8 10 12 14 16 18 20 V+ (V) LV = GND
(See Figure 14, Test Circuit)
190 IL = 20mA TA = 25oC COSC = 0pF OUTPUT RESISTANCE () 170 150 130 110 90 70 50 LV = OPEN LV = GND IL = 3mA TA = 25oC COSC = 0pF
FIGURE 1. OUTPUT SOURCE RESISTANCE AS A FUNCTION OF SUPPLY VOLTAGE
FIGURE 2. OUTPUT SOURCE RESISTANCE AS A FUNCTION OF SUPPLY VOLTAGE
100 95 90 85 80 75 70 65 100 V+ = 5V IL = 3mA TA = 25oC 1K FOSC (Hz) 10K PEFF RO 350 300 250 200 150 100 50 OUTPUT RESISTANCE ()
180 170 160 150 140 130 120 110 100 90 80 70 60 50 -55 -20 0 25 70 TEMPERATURE (oC)
OUTPUT RESISTANCE ()
V+ = 5V IL = 3mA
V+ = 15V IL = 20mA
POWER CONVERSION EFFICIENCY (%)
125
100K
FIGURE 3. OUTPUT SOURCE RESISTANCE AS A FUNCTION OF TEMPERATURE
FIGURE 4. POWER CONVERSION EFFICIENCY AND OUTPUT SOURCE RESISTANCE AS A FUNCTION OF OSCILLATOR FREQUENCY
10K OSCILLATOR FREQUENCY (Hz) V+ = 15V TA = 25oC RL =
11 OSCILLATOR FREQUENCY (kHz) 10 9 8 7 6 5 4 3 2 0
RL = TA = 25oC COSC = 0pF
1K
100
LV = GND
LV = OPEN 2 4 6 8 10 12 14 16 18 20
10 1 10 100 COSC (pF) 1000 10K
SUPPLY VOLTAGE (V)
FIGURE 5. OSClLLATOR FREQUENCY vs SUPPLY VOLTAGE NOTE: All typical values have been characterized but are not tested.
FIGURE 6. FREQUENCY OF OSCILLATION AS A FUNCTION OF EXTERNAL OSCILLATOR CAPACITANCE
3-48
ICL7662 Typical Performance Curves
15K 14K OSCILLATOR FREQUENCY (Hz) 13K 12K 11K 10K 9K 8K 7K 6K 5K -55 -20 0 25 70 TEMPERATURE (oC) 125
(See Figure 14, Test Circuit) (Continued)
V+ = 15V COSC = 0pF OUTPUT VOLTAGE VO (V) -1 -2 -3 -4 -5 -6 -7 -8 -9 -10 -11 -12 -13 -14 -15 V+ = 15V TA = 25oC LV = OPEN
SLOPE = 65
10
20
30
40
50
60
70
80
90
100
LOAD CURRENT IL (mA)
FIGURE 7. UNLOADED OSClLLATOR FREQUENCY AS A FUNCTION OF TEMPERATURE
2 1 OUTPUT VOLTAGE VO (V) 0 -1 -2 -3 -4 -5 0 2 4 6 8 10 12 14 LOAD CURRENT IL (mA) 16 18 20 SLOPE = 14
FIGURE 8. OUTPUT VOLTAGE AS A FUNCTION OF LOAD CURRENT
100 POWER CONVERSION EFFICIENCY (%) 95 90 85 I+ 80 75 70 65 0 2 4 6 8 10 12 14 16 LOAD CURRENT IL (mA) 18 20 24 16 8
40 PBFF 32
FIGURE 9. OUTPUT VOLTAGE AS A FUNCTION OF LOAD CURRENT
POWER CONVERSION EFFICIENCY (%) 100 95 90 PBFF 85 I+ 80 75 70 65 0 10 20 30 40 50 60 70 80 LOAD CURRENT IL (mA) 90 100 120 80 40 160 V+ = 15V TA = 25oC SUPPLY CURRENT I+ (mA)
FIGURE 10. SUPPLY CURRENT AND POWER CONVERSION EFFICIENCY AS A FUNCTION OF LOAD
RL = TA = 25oC COSC = 0pF LV = GND
200
OSCILLATOR FREQUENCY (kHz)
11 10 9 8 7 6 5 4 3 2 0 2 4 6
LV = OPEN 8 10 12 14 SUPPLY VOLTAGE (V) 16 18 20
FIGURE 11. SUPPLY CURRENT AND POWER CONVERSION EFFICIENCY AS A FUNCTION OF LOAD CURRENT
FIGURE 12. FREQUENCY OF OSCILLATION AS A FUNCTION OF SUPPLY VOLTAGE
3-49
SUPPLY CURRENT I+ (mA)
V+ = 5V TA = 25oC LV = GND
V+ = 5V TA = 25oC
ICL7662 Typical Performance Curves
(See Figure 14, Test Circuit) (Continued)
150 140 130 120 110 100 90 80 70 60 50 40 30 20 10 10 100 1K OSCILLATOR FREQUENCY (Hz) 10K
SUPPLY CURRENT I+ (µA)
FIGURE 13. SUPPLY CURRENT AS A FUNCTION OF OSCILLATOR FREQUENCY NOTE: 5. These curves include in the supply current that current fed directly into the load RL from the V+ (See Figure 14). Thus, approximately half the supply current goes directly to the positive side of the load, and the other half, through the ICL7662, to the negative side of the load. Ideally, VOUT 2VIN, IS 2IL, so VIN x IS VOUT x IL.
Circuit Description
The ICL7662 contains all the necessary circuitry to complete a negative voltage converter, with the exception of 2 external capacitors which may be inexpensive 10µF polarized electrolytic capacitors. The mode of operation of the device may be best understood by considering Figure 15, which shows an idealized negative voltage converter. Capacitor C1 is charged to a voltage, V+, for the half cycle when switches S1 and S3 are closed. (Note: Switches S2 and S4 are open during this half cycle.) During the second half cycle of operation, switches S2 and S4 are closed, with S1 and S3 open, thereby shifting capacitor C1 negatively by V+ volts. Charge is then transferred from C1 to C2 such that the voltage on C2 is exactly V+, assuming ideal switches and no load on C2. The lCL7662 approaches this ideal situation more closely than existing non-mechanical circuits. In the lCL7662, the 4 switches of Figure 15 are MOS power switches; S1 is a P-Channel device and S2, S3 and S4 are N-Channel devices. The main difficulty with this approach is that in integrating the switches, the substrates of S3 and S4 must always remain reverse biased with respect to their sources, but not so much as to degrade their "ON" resistances. In addition, at circuit startup, and under output short circuit conditions (VOUT = V+), the output voltage must be sensed and the substrate bias adjusted accordingly. Failure to accomplish this would result in high power losses and probable device latchup. This problem is eliminated in the ICL7662 by a logic network which senses the output voltage (VOUT) together with the level translators, and switches the substrates of S3 and S4 to the correct level to maintain necessary reverse bias. The voltage regulator portion of the ICL7662 is an integral part of the anti-latchup circuitry, however its inherent voltage drop can degrade operation at low voltages. Therefore, to improve low voltage operation the "LV" pin should be connected to GROUND, disabling the regulator. For supply voltages greater than 10V the LV terminal must be left open to insure latchup proof operation, and prevent device damage.
IS 1 2 C1 + 3 4 ICL7662 8 7 6 5 COSC (NOTE) RL IL V+ (+5V)
-VOUT
C2 10µF +
NOTE: For large value of COSC (> 1000pF) the values of C1 and C2 should be increased to 100µF. FIGURE 14. ICL7662 TEST CIRCUIT
3-50
ICL7662
8 VIN S1 2 S2
A 1N914 or similar diode placed in parallel with C2 will prevent the device from latching up under these conditions. (Anode pin 5, Cathode pin 3).
3
3
C1
Typical Applications
C2
Simple Negative Voltage Converter
5
S3 4
S4
VOUT = -VIN
7
The majority of applications will undoubtedly utilize the ICL7662 for generation of negative supply voltages. Figure 16 shows typical connections to provide a negative supply where a positive supply of +4.5V to 20.0V is available. Keep in mind that pin 6 (LV) is tied to the supply negative (GND) for supply voltages below 10V. The output characteristics of the circuit in Figure 16A can be approximated by an ideal voltage source in series with a resistance as shown in Figure 16B. The voltage source has a value of -(V+). The output impedance (RO) is a function of the ON resistance of the internal MOS switches (shown in Figure 2), the switching frequency, the value of C1 and C2, and the ESR (equivalent series resistance) of C1 and C2. A good first order approximation for RO is: RO 2(RSW1 + RSW3 + ESRC1) + 2(RSW2 + RSW4 + ESRC1) + (fPUMP = fOSC , 2 1 fPUMP x C1 + ESRC2
FIGURE 15. IDEALIZED NEGATIVE CONVERTER
Theoretical Power Efficiency Considerations
In theory a voltage multiplier can approach 100% efficiency if certain conditions are met: 1. The drive circuitry consumes minimal power. 2. The output switches have extremely low ON resistance and virtually no offset. 3. The impedances of the pump and reservoir capacitors are negligible at the pump frequency. The ICL7662 approaches these conditions for negative voltage multiplication if large values of C1 and C2 are used. ENERGY IS LOST ONLY IN THE TRANSFER OF CHARGE BETWEEN CAPACITORS IF A CHANGE IN VOLTAGE OCCURS. The energy lost is defined by: E = 1/2C1 (V12 - V22) where V1 and V2 are the voltages on C1 during the pump and transfer cycles. If the impedances of C1 and C2 are relatively high at the pump frequency (refer to Figure 15) compared to the value of RL , there will be a substantial difference in the voltages V1 and V2 . Therefore it is not only desirable to make C2 as large as possible to eliminate output voltage ripple, but also to employ a correspondingly large value for C1 in order to achieve maximum efficiency of operation.
RSWX = MOSFET switch resistance)
Combining the four RSWX terms as RSW, we see that RO 2 x RSW + 1 fPUMP x C1 + 4 x ESRC1 + ESRC2
Do's and Don'ts
1. Do not exceed maximum supply voltages. 2. Do not connect LV terminal to GROUND for supply voltages greater than 10V. 3. When using polarized capacitors, the + terminal of C1 must be connected to pin 2 of the ICL7662 and the + terminal of C2 must be connected to GROUND. 4. If the voltage supply driving the 7662 has a large source impedance (25 - 30), then a 2.2µF capacitor from pin 8 to ground may be required to limit rate of rise of input voltage to less than 2V/µs. 5. User should insure that the output (pin 5) does not go more positive than GND (pin 3). Device latch up will occur under these conditions.
RSW, the total switch resistance, is a function of supply voltage and temperature (See the Output Source Resistance graphs), typically 24 at +25oC and 15V, and 53 at +25oC and 5V. Careful selection of C1 and C2 will reduce the remaining terms, minimizing the output impedance. High value capacitors will reduce the 1/(fPUMP x C1) component, and low FSR capacitors will lower the ESR term. Increasing the oscillator frequency will reduce the 1/(fPUMP x C1) term, but may have the side effect of a net increase in output impedance when C1 > 10µF and there is no longer enough time to fully charge the capacitors every cycle. In a typical application where fOSC = 10kHz and C = C1 = C2 = 10µF: RO 2 x 23 + 1 (5 x 103 x 10 x 10-6) + 4 ESRC1 + ESRC2 RO 46 + 20 + 5 x ESRC Since the ESRs of the capacitors are reflected in the output impedance multiplied by a factor of 5, a high value could potentially swamp out a low 1/(fPUMP x C1) term, rendering an increase in switching frequency or filter capacitance ineffective. Typical electrolytic capacitors may have ESRs as high as 10.
3-51
ICL7662
V+ 1 10µF + C1 2 3 4 ICL7662 8 7 6 5 10µF + VOUT = -V+ C2 V+ + RO VOUT
Again, a low ESR capacitor will result in a higher performance output.
Paralleling Devices
Any number of ICL7662 voltage converters may be paralleled (Figure 18) to reduce output resistance. The reservoir capacitor, C2, serves all devices while each device requires its own pump capacitor, C1. The resultant output resistance would be approximately:
ROUT = ROUT (of ICL7662) n (number of devices)
16A.
16B.
FIGURE 16. SIMPLE NEGATIVE CONVERTER AND ITS OUTPUT EQUIVALENT
Cascading Devices
The ICL7662 may be cascaded as shown in Figure 19 to produce larger negative multiplication of the initial supply voltage. However, due to the finite efficiency of each device, the practical limit is 10 devices for light loads. The output voltage is defined by: VOUT = -n(VIN), where n is an integer representing the number of devices cascaded. The resulting output resistance would be approximately the weighted sum of the individual ICL7662 ROUT values.
Output Ripple
ESR also affects the ripple voltage seen at the output. The total ripple is determined by 2V, A and B, as shown in Figure 16. Segment A is the voltage drop across the ESR of C2 at the instant it goes from being charged by C1 (current flowing into C2) to being discharged through the load (current flowing out of C2). The magnitude of this current change is 2 x IOUT, hence the total drop is 2 x IOUT x ESRC2V. Segment B is the voltage change across C2 during time t2 , the half of the cycle when C2 supplies current the load. The drop at B is IOUT x t2 /C2V. The peak-to-peak ripple voltage is the sum of these voltage drops:
1 V RIPPLE ---------------------------------------- + 2 ESRC 2 × I OUT 2 × f PUMP × C 2
t2
t1
B 0 V -(V+) A
FIGURE 17. OUTPUT RIPPLE
V+ 1 2 C1 3 4 ICL7662 "1" 8 7 6 5 C1 1 2 3 4 ICL7662 "N" 8 7 6 5 C + 2 RL
FIGURE 18. PARALLELING DEVICES
3-52
ICL7662
V+ 1 2 10µF + 3 4 ICL7662 "1" 8 7 6 5 10µF + 1 2 3 4 10µF + ICL7662 "N" 8 7 6 5 + VOUT 10µF
FIGURE 19. CASCADING DEVICES FOR INCREASED OUTPUT VOLTAGE
Changing the ICL7662 Oscillator Frequency
It may be desirable in some applications, due to noise or other considerations, to increase the oscillator frequency. This is achieved by overdriving the oscillator from an external clock, as shown in Figure 20. In order to prevent possible device latchup, a 1k resistor must be used in series with the clock output. In the situation where the designer has generated the external clock frequency using TTL logic, the addition of a 10k pullup resistor to V+ supply is required. Note that the pump frequency with external clocking, as with internal clocking, will be 1/2 of the clock frequency. Output transitions occur on the positivegoing edge of the clock.
V+ 1 2 + 10µF 4 5 + VOUT 10µF 3 ICL7662 8 1k 7 6 CMOS GATE V+ 1 2 C1 + 3 4 ICL7662 8 7 6 5 +
V+
COSC
VOUT C2
FIGURE 21. LOWERING OSCILLATOR FREQUENCY
Positive Voltage Doubling
The ICL7662 may be employed to achieve positive voltage doubling using the circuit shown in Figure 22. In this application, the pump inverter switches of the ICL7662 are used to charge C1 to a voltage level of V+ -VF (where V+ is the supply voltage and VF is the forward voltage drop of diode D1). On the transfer cycle, the voltage on C1 plus the supply voltage (V+) is applied through diode C2 to capacitor C2. The voltage thus created on C2 becomes (2V+) (2VF) or twice the supply voltage minus the combined forward voltage drops of diodes D1 and D2. The source impedance of the output (VOUT) will depend on the output current, but for V+ = 15V and an output current of 10mA it will be approximately 70.
V+ 1 2 3 4 ICL7662 8 7 6 5 + C1 + - C2 D1 D2 VOUT = (2V+) - (2VF)
FIGURE 20. EXTERNAL CLOCKING
It is also possible to increase the conversion efficiency of the ICL7662 at low load levels by lowering the oscillator frequency. This reduces the switching losses, and is achieved by connecting an additional capacitor, COSC, as shown in Figure 21. However, lowering the oscillator frequency will cause an undesirable increase in the impedance of the pump (C1) and reservoir (C2) capacitors; this is overcome by increasing the values of C1 and C2 by the same factor that the frequency has been reduced. For example, the addition of a 100pF capacitor between pin 7 (OSC) and V+ will lower the oscillator frequency to 1kHz from its nominal frequency of 10kHz (a multiple of 10), and thereby necessitate a corresponding increase in the value of C1 and C2 (from 10mF to 100mF).
NOTE: D1 and D2 can be any suitable diode. FIGURE 22. POSITIVE VOLTAGE DOUBLER
3-53
ICL7662
V+ 1 2 C1 + 3 4 C2 + ICL7662 8 7 6 5 D2 VOUT = (2V+) (VFD1) - (VFD2) + C - 4 D1 C + 3
VOUT = - (nVIN - VFDX)
the input voltage, via an ICL7611 low-power CMOS op amp, in such a way as to maintain a nearly constant output voltage. Direct feedback is inadvisable, since the ICL7662s output does not respond instantaneously to a change in input, but only after the switching delay. The circuit shown supplies enough delay to accommodate the ICL7662, while maintaining adequate feedback. An increase in pump and storage capacitors is desirable, and the values shown provides an output impedance of less than 5 to a load of 10mA.
Other Applications
Further information on the operation and use of the ICL7662 may be found in AN051 "Principles and Applications of the ICL7660 CMOS Voltage Converter".
V+ + RL1 50µF 1 V+ - VVOUT = 2 50µF RL2 50µF 2 + + V3 4 ICL7662 8 7 6 5
FIGURE 23. COMBINED NEGATIVE CONVERTER AND POSITIVE DOUBLER
Combined Negative Voltage Conversion and Positive Supply Doubling
Figure 23 combines the functions shown in Figure 16 and Figure 22 to provide negative voltage conversion and positive voltage doubling simultaneously. This approach would be, for example, suitable for generating +9V and -5V from an existing +5V supply. In this instance capacitors C1 and C3 perform the pump and reservoir functions respectively for the generation of the negative voltage, while capacitors C2 and C4 are pump and reservoir respectively for the doubled positive voltage. There is a penalty in this configuration which combines both functions, however, in that the source impedances of the generated supplies will be somewhat higher due to the finite impedance of the common charge pump driver at pin 2 of the device.
FIGURE 24. SPLITTING A SUPPLY IN HALF
+8V 56K
50K
Voltage Splitting
The bidirectional characteristics can also be used to split a higher supply in half, as shown in Figure 24. The combined load will be evenly shared between the two sides and, a high value resistor to the LV pin ensures start-up. Because the switches share the load in parallel, the output impedance is much lower than in the standard circuits, and higher currents can be drawn from the device. By using this circuit, and then the circuit of Figure 19, +30V can be converted (via +15V, and -15V) to a nominal -30V, although with rather high series output resistance (~250).
+8V 100 + -
10µF
50K 100K
ICL7611
+ 1 2 ICL7662 8 7 6 5 VOUT
ICL8069
100µF
+ -
3 4
800K
Regulated Negative Voltage Supply
In some cases, the output impedance of the ICL7662 can be a problem, particularly if the load current varies substantially. The circuit of Figure 25 can be used to overcome this by controlling
250K VOLTAGE ADJUST
100µF +
FIGURE 25. REGULATING THE OUTPUT VOLTAGE
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
3-54