Text preview for : Denon-AVR404_1404 rec.pdf part of Denon AVR404, AVR1404 receiver
Back to : Denon-AVR404_1404 rec.par | Home
For U.S.A., Canada, Europe,
Asia, China, Taiwan R.O.C.
& Korea model
Ver. 2
SERVICE MANUAL
MODEL AVR-1404/484
AV SURROUND RECEIVER
For purposes of improvement, specifications and
design are subject to change without notice.
Please use this service manual with referring to the
operating instructions without fail.
Some illustrations using in this service manual are
slightly different from the actual set.
16-11, YUSHIMA 3-CHOME, BUNKYO-KU, TOKYO 113-0034 JAPAN
X0172V.02 DE/CDM 0309
AVR-1404/484 2
SAFETY PRECAUTIONS
The following check should be performed for the continued protection of the customer and service technician.
LEAKAGE CURRENT CHECK
Before returning the unit to the customer, make sure you make either (1) a leakage current check or (2) a line to chassis
resistance check. If the leakage current exceeds 0.5 milliamps, or if the resistance from chassis to either side of the
power cord is less than 460 kohms, the unit is defective.
500V
1M
(1)
(2)
(1)
(2)
2
AVR-1404/484 3
DISASSEMBLY
(Follow the procedure below in reverse order when reassembling.)
1. Top Cover
(1) Remove 6 screws and 3 screws , detach the Top cover in the arrow direction.
Top Cover
1
2
1
2. Front Panel
(1) Remove 4 screws and 2 screws .
(2) Detach the Front Panel in the arrow direction.
4
Front Panel
3
3. Rear Panel
(1) Remove cord bushing from the Rear Panel.
(2) Remove 30 screws .
(3) Detach the Rear Panel in the arrow direction.
5
Rear Panel
6
6
3
AVR-1404/484 4
LEVEL DIAGRAMS (1/2)
INPUT
A/D IN A/D IN D/A OUT SW SUM ELECTRIC
BUFFER REV AMP TONE PRE AMP POWER AMP
REV AMP REV AMP LPF REV AMP VOLUME
AMP
HPF
DIGITAL
DIR
SPK OUT
CD IN A/D DSP D/A
FRONT
ATT H/P OUT
M62446
MUTE SUM S/W MUTE
6CH IN
40dB
FRONT
30dB
SPK OUT
20dB A/D D/A FRONT
2.83V
0dBFS 0dBFS (1W/8ohm)
10dB
25.5dB
-10dBFS -10dBFS
6CH IN
0dB -35.5dB
6CH IN (200mV) CD IN -12dB
-20dBFS 6dB
-20dBFS D/A OUT -18dB 15.5dB
-10dB 100mV REF H/P OUT
47mV
(0.27W 8ohm)
-30dBFS -30dBFS
VOL 00
-20dB
6CH IN
SPK OUT
DSP OUT D/A CENTER
40dB SURROUND
CENTER
30dB
SURROUND MUTE
M62446
MUTE
20dB D/A SPK OUT
2.83V
(1W/8ohm)
0dBFS
10dB
-10dBFS 25.5dB
6CH IN 0dB
(200mV)
-20dBFS 6dB
D/A OUT
-18dB 15.5dB
-10dB 100mV REF
-30dBFS
VOL 00
-20dB
4
AVR-1404/484 5
LEVEL DIAGRAMS (2/2)
D/A OUT SW SUM ELECTRIC
REV AMP PRE AMP
LPF REV AMP VOLUME
SUB_WOOFER
M62446
6CH INPUT
SUB WOOFER
DSP OUT D/A
PRE OUT
MUTE MUTE
30dB
D/A
20dB
0dBFS
10dB Front D/A Out TO FRONT CH
200mV ref
-10dBFS
SUB WOOFER
(200mV) 0dB 10.5dB PRE OUT
150mV
6CH IN (112mV) -5dB -20dBFS
-10dB Config2 -25dBFS 6dB
LFE 5dB 25.5(15.5+5+5)dB
-18dB
-30dBFS
-20dB Config1 -35dBFS 6dB
LFE
VOL 00
-30dB
5
AVR-1404/484 6
BLOCK DIAGRAM
6
AVR-1404/484 7
ADJUSTMENT
Tuner Section
CONNECTION DIAGRAM OF MEASURING INSTRUMENTS
FM
T402 T403
R471 STEREO
MODULATOR
IC402
75ohm FM SSG
VR402
Digital
Voltmeter
TUNER B'D
FM ALIGNMENT
Tuning Input Output Adjustment
Alignment
Step Frequency Input
Item Type Frequency Modulation Coupling Type Connect to Points Adjust to
Setting Level
Center 98.1MHz Mono Antenna Digital
1 FM SSG 98.1MHz 60dB R471 T402 50mV
Adjustment (98.0MHz) 1kHz 100% Terminal Voltmeter
98.1MHz Mono Antenna Distortion Output Minimum
2 Distortion FM SSG 98.1MHz 60dB T403
(98.0MHz) 1kHz 100% Terminal Meter Terminal (L) Distortion
3 Repeat Steps 1 and 2
98.1MHz Antenna Light "TUNED" on
4 Signal Level
(98.0MHz)
FM SSG 98.1MHz 20dB OFF
Terminal FL Display
VR402 20 +14 dB
-10
AM
T402 T403
R471
IC402
VR401
TUNER B'D
AM ALIGNMENT
Alignment Output Adjustment
Step Frequency Input Remarks
Item Type Connect to Points Adjust to
999 (1000) Light "TUNED" on SSG OUTPUT
1 Signal Level AM SSG VR401
kHz FL Display 74dB (EMF)
7
AVR-1404/484 8
Audio Section
Idling Current
Required measurement equipment : DC Voltmeter
Preparation
(1) Avoid direct blow from an air conditioner or an electric fan, and adjust the unit at normal room tempereture
15 °C ~ 30 °C (59 °F ~ 86 °F).
(2) Presetting
POWER (Power sourse switch) OFF
SPEAKER (Speaker terminal) No load (Do not connect speaker, dummy resistor, etc.)
Adjustment
(1) Remove top cover and set VR101, VR102, VR103, VR104, VR105 on Amp. Unit at full counterclockwise ( )
position.
(2) Connect DC Voltmeter to test points (FRONT-Lch: TP104, FRONT-Rch: TP105, CENTER ch: TP103,
SURROUND-Lch: TP101, SURROUND-Rch: TP102).
(3) Connect power cord to AC Line, and turn power switch "ON".
(4) Presetting. MASTER VOLUME : "---" counterclockwise ( min.)
MODE : 5CH STEREO
FUNCTION : CD
(5) Within 2 minutes after the power on, turn VR101 clockwise ( ) to adjust the TEST POINT voltage to 1.5 mV ±0.5 mV
DC.
(6) After 10 minutes from the preset above, turn VR101 to set the voltage to 2.5 mV ±0.5 mV DC.
(7) Adjust the Variable Resistors of other channels in the same way.
8
AVR-1404/484 9
SEMICONDUCTORS
IC's
PI4/INT1/CS1
PI3/TO0/ADJ
CXP740096
PI5/SCK1
PK2/TEX
PI1/RMC
PI2/NMI
(IC201)
PK1/TX
PC6
PC7
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
VDD
VSS
NC
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
PC5 1 80 PI6/SO1
PC4 2 79 PI7/SI1
PC3 3 78 PE0/INT0
PC2 4 77 PE1/INT2
PC1 5 76 PE2/PWM0
PC0 6 75 PE3/PWM1
PB7/SI2 7 74 PE4
PB6/SO2 8 73 PE5
PB5/SCK2 9 72 PE6
PB4/TO2 10 71 PE7
PB3 11 70 PG0/TxD
PB2 12 69 PG1/RxD
PB1 13 68 PG2/EC0
PB0 14 67 PG3/EC1
PJ7 15 66 PG4/EC2
PJ6 16 TOP VIEW 65 PG5/INT3
PJ5 17 64 PG6/INT4
PJ4 18 63 PG7/CINT
PJ3 19 62 AN0
PJ2 20 61 AN1
PJ1 21 60 AN2
PJ0 22 59 AN3
PD7 23 58 PF0/AN4
PD6 24 57 PF1/AN5
PD5 25 56 PF2/AN6
PD4 26 55 PF3/AN7
PD3 27 54 AVDD
PD2 28 53 AVREF
PD1 29 52 AVSS
PD0 30 51 PF4/AN8
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
PH7
PH6
PH5
PH4
PH3
PH2
PH1
PH0
PK7/TO1
RST
VSS
XTAL
EXTAL
PK6/CS0
PK5/SI0
PK4/SO0
PK3/SCK0
PF7/AN11
PF6/AN10
PF5/AN9
CXP740096 Terminal Function
Pin No. Pin Name I/O Function
1 9273 STB O TC9273 CONTROL
2 9273 9164 CLK O TC9273/TC9164 CONTROL
3 9273 9164 DAT O TC9273/TC9164 CONTROL
4 SW SUM O SW SUMMING CONTROL
5 SEL. CLK O SEL. CLK
6 ERR MUTE O ERR MUTE
7 89055 AUTO O LC89055 CONTROL
8 89055 AUDIO I LC89055 CONTROL
9 89055 EMPHA I LC89055 CONTROL
10 SRAM CE O SRAM (IC833) CONTROL
11 49326 ABOOT O CS49326 CONTROL
12 ROM 3 O ROM (IC807) CONTROL
13 ROM 30 O ROM (IC807) CONTROL
14 ROM 2 O ROM (IC807) CONTROL
15 49326 RST O CS94326 RESET
16 49326 CE O CS94326 CE
17 SCLK O LC89055/AK4527/CS49326 CLOCK
18 89055 CE O LC89055 CE
19 4527 CE O AK4527 CE
20 4527 RST O AK4527 RESET
21 9164 ST O TC9164 CONTROL
22 SW MUTE O SW MUTE
23 RELAY FRONT B O FRONT B RELAY
9
AVR-1404/484 10
Pin No. Pin Name I/O Function
24 RELAY FRONT A O FRONT A RELAY
25 RELAY SURR O SURROUND RELAY
26 RELAY CNT O CENTER RELAY
27 RELAY H/P O H/P RELAY
28 RELAY POWER O POWER RELAY
29 CNT MUTE O CENTER MUTE
30 FRONT MUTE O FRONT MUTE
31 VIDEO MUTE O VIDEO MUTE
32 SURR MUTE O SURROUND MUTE
33 NC -
34 FL DRV RST O LC75721NE RESET
35 NC -
36 NC -
37 NC -
38 SW ATT CTRL O SW. ATT. CONTROL
39 CINE EQ CTRL O CINEMA EQ. CONTROL
40 RESET I RESET
41 GND I
42 XTAL -
43 EXTAL -
44 FL DRV CE O LC75721NE CE
45 FL DRV DATA O LC75721NE DATA
46 FL DRV/2090 CLK O CONTROL CLOCK
47 2090 DATA O BU2090F DATA
48 VOL DOWN I ENCODER INPUT (VOLUME)
49 VOL UP I ENCODER INPUT (VOLUME)
50 SEL DOWN I ENCODER INPUT (SELECT)
51 SEL UP I ENCODER INPUT (SELECT)
52 AVSS -
53 VREF -
54 AVDD -
55 NC -
56 GND -
57 STEP OPT I AREA SELECT
58 SET OPT I MODEL SELECT
59 GND -
60 KEY IN3 I KEY INPUT
61 KEY IN2 I KEY INPUT
62 KEY IN1 I KEY INPUT
63 9K/10K STEP I TUNER STEP SELECT
64 PROTECT I PROTECTION
65 89055 RST O LC89055 RESET
66 SDIN I LC89055/AK4527/CS49326 DATA INPUT
67 SDIO O LC89055/AK4527/CS49326 SDIO
68 ROM CE O ROM (IC807) CONTROL
69 FUNC DOWN I ENCODER INPUT (FUNCTION)
70 FUNC UP I ENCODER INPUT (FUNCTION)
71 NC -
72 NC -
73 NC -
74 NC -
75 NC -
76 NC -
77 PWR DOWN I POWER DOWN DETECT
78 RDS CLK I TDA7330 CONTROL CLOCK
79 RDS DATA I TDA7330 CONTROL DATA
10
AVR-1404/484 11
Pin No. Pin Name I/O Function
80 NC -
81 NC -
82 49326 INTREQ I CS49326 INTREQ
83 74HC151 A0 O IC832 CONTROL
84 74HC151 A1 O IC832 CONTROL
85 REMOCON I REMOTE CONTROL SIGNAL INPUT
86 GND -
87 GND -
88 VSS -
89 VDD - VDD BACK UP
90 NC -
91 M62446 CE O M62446 CONTROL
92 PLL DATA O M62446/PLL CONTROL
93 PLL CLK O M62446/PLL CONTROL
94 PLL DT IN I PLL CONTROL
95 TU MUTE O TUNER MUTE
96 STEREO I STEREO DETECT
97 TUNED I TUNED DETECT
98 PLL CE O PLL CONTROL
99 SEL 2 O LA7952 CONTROL (VIDEO)
100 SEL 1 O LA7952 CONTROL (VIDEO)
11
AVR-1404/484 12
RD,R/W,EMOE,GPIO11
WR,DS,EMWR,GPIO10
AUDATA3,XMT958
AUDATA0
AUDATA1
A1,SCDIN
CS49326-CL
DGND1
LRCLK
MCLK
SCLK
VD1
(IC812) 6 5 4 3 2 1 44 43 42 41 40
A0,SCCLK 7 39 AUDATA2
DATA7,EMAD7,GPIO7 8 38 DC
DATA6,EMAD6,GPIO6 9 37 DD
DATA5,EMAD5,GPIO5 10 36 RESET
DATA4,EMAD4,GPIO4 11 35 AGND
VD2 12 34 VA
DGND2 13 33 FILT1
DATA3,EMAD3,GPIO3 14 32 FILT2
DATA2,EMAD2,GPIO2 15 31 CLKSEL
DATA1,EMAD1,GPIO1 16 30 CLKIN
DATA0,EMAD0,GPIO0 17 29 CMPREQ,LRCLKN2
18 19 20 21 22 23 24 25 26 27 28
SCDIO,SCDOUT,PSEL,GPIO9
SDATAN1
DGND3
SCLKN1,STCCLK2
LRCLKN1
CMPDAT,SDATAN2,RCV958
CS
ABOOT,INTREQ
CMPCLK,SCLKN2
EXTMEM,GPIO8
VD3
CS49326-CL Terminal Function
Pin
Pin Name Function
No.
1 VD1 Digital positive supply
2 DGND1 Digital supply ground
3 AUDATA3, XMT958 SPDIF transmitter output, Digital audio output 3
4 WR, DS, EMWR, GPIO10 Host write strobe or host data strobe or external memory write enable or general purpose input & output number 10
5 RD, R/W, EMOE, GPIO11 Host parallel output enable or host parallel R/W or external memory output enable or general purpose input & output number11
6 A1, SCDIN Host address bit one or SPI serial control data input
7 A0, SCCLK Host parallel address bit zero or serial control port clock
8 DATA7, EMAD7, GPIO7
9 DATA6, EMAD6, GPIO6
10 DATA5, EMAD5, GPIO5
11 DATA4, EMAD4, GPIO4
12 VD2 Digital positive supply
13 DGND2 Digital supply ground
14 DATA3, EMAD3, GPIO3
15 DATA2, EMAD2, GPIO2
16 DATA1, EMAD1, GPIO1
17 DATA0, EMAD0, GPIO0
18 CS Host parallel chip select, host serial SPI chip select
19 SCDIO, SCDOUT, PSEL, GPIO9 Serial control port data input and output, parallel port type select
20 INTREQ, ABOOT Control port interrupt request, automatic boot enable
21 EXTMEM, GPIO8 External memory chip select or general purpose input & output number 8
22 SDATAN1 PCM audio data input number one
23 VD3 Digital positive supply
24 DGND3 Digital supply ground
25 SCLKN1, STCCLK2 PCM audio input bit clock
26 LRCLKN1 PCM audio input sample rate clock
27 CMPDAT, SDATAN2, RCV958 PCM audio data input number two
28 CMPCLK, SCLKN2 PCM audio input bit clock
29 CMPREQ, LRCLKN2 PCM audio input sample rate clock
30 CLKIN Master clock input
31 CLKSEL DSP clock select
32 FILT2 Phase locked loop filter
33 FILT1 Phase locked loop filter
34 VA Analog positive supply
35 AGND Analog supply ground
36 RESET Master reset input
37 DD Reserved
38 DC Reserved
39 AUDATA2 Digital audio output 2
40 AUDATA1 Digital audio output 1
41 AUDATA0 Digital audio output 0
42 LRCLK Audio output sample rate clock
43 SCLK Audio output bit clock
44 MCLK Audio master clock
12
AVR-1404/484 13
LC89055W (IC810)
LC89055W Terminal Function
Pin
Pin Name I/O Function
No.
1 DISEL I Data input terminal (select input pin of DIN0, DIN1)
2 DOUT O Input bi-phase data through output terminal
3 DIN0 I Amp built-in coaxial/optical input correspond data input terminal
4 DIN1 I Amp built-in coaxial/optical input correspond data input terminal
5 DIN2 I Optical input correspond data input terminal
6 DGND Digital GND
7 DVDD Digital power supply
8 R I VCO gain control input terminal
9 VIN I VCO free-run frequency setting input terminal
10 LPF O PLL loop filter setting terminal
11 AVDD Analog power supply
12 AGND Analog GND
13 CKOUT O Clock output terminal (256fs, 384fs, 512fs, X'tal osc., VCO free-run osc.)
14 BCK O 64fs clock output terminal
15 LRCK O fs clock output terminal (L: Rch, H: Lch, I2S: Reverse)
16 DATAO O Data output terminal
17 XSTATE O Input data detecting result output terminal
18 DGND Digital GND
19 DVDD Digital power supply
20 XMCK O X'tal osc. clock output terminal (24.576MHz or 12.288MHz)
21 XOUT O X'tal osc. connection output terminal
22 XIN I X'tal osc. connection input terminal, external signal input possible (24.576MHz or 12.288MHz)
23 EMPHA O Emphasis information output terminal of channel status
24 AUDIO O Bit1 output terminal of channel status
25 CSFLAG O Top 40bit revise flag output terminal of channel status
26 F0/P0/C0 O Input fs cal. sig. out/data type out/input word inf. output terminal
27 F1/P1/C1 O Input fs cal. sig. out/data type out/input word inf. output terminal
28 F2/P2/C2 O Input fs cal. sig. out/data type out/input word inf. output terminal
29 VF/P3/C3 O Validity flag out/data type out/input word inf. output terminal
30 DVDD Digital power supply
31 DGND Digital GND
32 AUTO O Non PCM burst data transfer detect sig. output terminal
33 BPSYNC O Non PCM burst data preamble Pa, Pb, Pc, Pd sync sig. output terminal
34 ERROR O PLL lock error, data error flag output terminal
35 DO O CPU/IFD read data output terminal
36 DI I CPU I/F write data input terminal
37 CE I CPU I/F chip enable input terminal
38 CL I CPU I/F chip enable input terminal
39 XSEL I Frequency select input pin of XIN X'tal osc. (24.576MHz or 12.288MHz)
40 MODE0 I Mode setting input terminal
41 MODE1 I Mode setting input terminal
42 DGND Digital GND
43 DVDD Digital power supply
44 DOSEL0 I Data output format select input terminal
45 DOSEL1 I Data output format select input terminal
46 CKSEL0 I Output clock select input terminal
47 CKSEL1 I Output clock select input terminal
48 XMODE I Reset input terminal
For latch-up countermeasure, set digital (DVDD) and analog (AVDD) power on/off in the same timing.
13
AVR-1404/484 14
AK4527BVQ (IC813)
L0OP0/SDA/CDTI
DIF1/SCL/CCLK
DIF0/CSN
VREFH
L0OP1
VCOM
MCLK
AVDD
AVSS
DZF1
P/S
44 43 42 41 40 39 38 37 36 35 34
SDOS 1 33 DZ F2/OVF
I2C 2 32 RIN+
SMUTE 3 31 RIN
BICK 4 30 LIN+
AK4527BVQ
LRCK 5 29 LIN
SDTI1 6 28 ROUT1
SDTI2 7 27 LOUT1
Top View
SDTI3 8 26 ROUT2
SDTO 9 25 LOUT2
DAUX 10 24 ROUT3
DFS 11 23 LOUT3
12 13 14 15 16 17 18 19 20 21 22
DZ FE
DVDD
ADIF
DVSS
NC
TVDD
PDN
TST
NC
CAD1
CAD0
AK4527BVQ Terminal Function
Pin
Pin Name I/O Function
No.
1 SDOS I SDTO source select pin, L: Internal ADC output, H: DAUX input
2
2 I2C I Serial control mode select pin, L: 3-core serial, H: I C bus
3 SMUTE I Soft mute pin, H: Soft mute start, L: Release
4 BICK I Audio serial data clock pin
5 LRCK I Input channel clock pin
6 SDTI1 I DAC1 audio serial data input pin
7 SDTI2 I DAC2 audio serial data input pin
8 SDTI3 I DAC3 audio serial data input pin
9 SDTO O Audio serial data output pin
10 DAUX I Auxiliary audio serial data input pin
11 DFS I Double speed sampling mode pin, L: Normal, H: Double
12 NC No Connect, No internal bonding
13 DZFE I Zero input detect enable pin
14 TVDD Power pin for output buffer, 2.7V~5.5V
15 DVDD Digital power pin, 4.5V~5.5V
16 DVss Digital GND pin, 0V
17 PDN I Power down & reset pin, L: Powered-down and register initialized, Reset with PDN when switching P/S or CAD0-1
18 TST I Test pin, connected to DVSS
19 NC No Connect, No internal bonding
20 ADIF I Analog Input Format Select pin
21 CAD1 I Chip address-1 pin
22 CAD0 I Chip address-0 pin
23 LOUT3 O DAC3L channel analog out pin
24 ROUT3 O DAC3R channel analog out pin
25 LOUT2 O DAC2L channel analog out pin
26 ROUT2 O DAC2R channel analog out pin
27 LOUT1 O DAC1L channel analog out pin
28 ROUT1 O DAC1R channel analog out pin
29 LIN- I L-ch analog inverted input pin
30 LIN+ I L-ch analog non-inverted input pin
31 RIN- I R-ch analog inverted input pin
32 RIN+ I R-ch analog non-inverted input pin
33 DZF2/OVF O 0 input detect 2 pin/Analog input overflow detect pin
34 VCOM O Common V-out pin, AVDD/2, connect large capacitor to avoid noise
35 VREFH I Ref. V input pin, AVDD
36 AVDD Analog GND pin, 4.5V~5.5V
37 AVss Analog GND pin, 0V
38 DZF1 O 0 input detect pin, H: Input data of G1 is 8192 times "0" in a raw or RSTN bit "0"
39 MCLK I Master clock input pin
40 P/S I Parallel/Serial select pin, L: Serial control
DIF0 I Audio data I/F format 0 pin (parallel control)
41 2
CSN I Chip select pin (3-wire serial control), connect to DVDD when I C bus control
DIFI I Audio data I/F format 1 pin (parallel control)
42 2 2 2
SCL/CCLK I Control data clock pin (serial control), I C="L": CCLK (3-wire serial), I C="H": SCL (I C bus)
LOOP0 I Loop back mode 0 pin (parallel control), effects digital loop back ADC to all DAC
43 2 2 2
SDA/CDTI I/O Control data input pin (serial control), I C="L": CCTI (3-wire serial), I C ="H" SDA (I C bus)
44 LOOP1 I Loop back mode 1 pin, from SDT1 to all DAC
14
AVR-1404/484 15
LC72131 (IC401) LA1266 (IC402)
A M -IF F M -IF F M -IN
20 18 11 13 10 1 2 3 5 6 7
1 24 V c c
X IN 1 2 0 X O U T IF IF P O S T
B U F F E R B U F F E R F M - IF Q .D .
A M P
12
C E 2 1 9 V s s 9
D I 3 1 8 A O U T A M -IN 21 R F M IX A M -IF D E T 15
C L 4 1 7 A IN
O S C N A R R O W L E D
R E G O S C A G C S -M E T E R 8
B U F F E R S -M E T E R D R IV E R
D O 5 1 6 P D
G N D
22 23 24 4 14 19 17 16
B O 1 6 1 5 V D D 12 13
B O 2 7 1 4 F M IN
LA3401 (IC403)
B O 3 8 1 3 A M IN 22 21 20 19 18 17 16 15 14 13 12
V O L P H A S E
B O 4 9 1 2 IO 2 R E G O S C P IL O T D E T L A M P
C O M P A R A T O R
D R IV E R
V C O S T O P
IO 1 1 0 1 1 IF IN S Y M M E T R IC A L T R IG G E R
R E O C T A N C E
C IR C U IT
S T E R E O
S W IT C H
F F F F F F
F F F F 3 8 k H z 3 8 k H z 9 0 ° 1 9 k H z 9 0 °
M U T IN G C O N T R O L M U T IN G