Text preview for : Tda4780.pdf part of Philips TDA4780 Philips Quality Data Sheet
Back to : Tda4780.pdf | Home
INTEGRATED CIRCUITS
DATA SHEET
TDA4780 RGB video processor with automatic cut-off control and gamma adjust
Preliminary specification File under Integrated Circuits, IC02 May 1994
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
FEATURES · Gamma adjust · Dynamic black control (adaptive black) · All input signals clamped on black-levels · Automatic cut-off control, alternative: output clamping on fixed levels · Three adjustable reference voltage levels via I2C-bus for automatic cut-off control · Luminance/colour difference interface · Two luminance input levels allowed · Two RGB interfaces controlled by either fast switches or by I2C-bus · Two peak drive limiters, selection via I2C-bus · Blue stretch, selection via I2C-bus · Luminance output for scan velocity modulation (SCAVEM) · Extra luminance output; same pin can be used as hue control output e.g. for the TDA4650 and TDA4655 · Non standard operations like 50 Hz/32 kHz are also possible · Either 2 or 3 level sandcastle pulse applicable · High bandwidth for 32 kHz application QUICK REFERENCE DATA SYMBOL VP IP V8(p-p) V6(p-p) V7(p-p) V14 supply voltage (pin 5) supply current (pin 5) luminance input (peak-to-peak value) (C)VBS -(B-Y) input (peak-to-peak value) -(R-Y) input (peak-to-peak value) three-level sandcastle pulse H+V H BK two-level sandcastle pulse H+V BK Vi VO(p-p) Tamb RGB output at pins 24, 22 and 20 (black-to-white value) operating ambient temperature - - - -20 2.5 4.5 0.7 2.0 - - - - 2.5 4.5 8.0 PARAMETER MIN. 7.2 80 - - - TYP. 8.0 100 1.33 1.05 GENERAL DESCRIPTION
TDA4780
· White point adjusts via I2C-bus · Average beam current and improved peak drive limiting · Two switch-on delays to prevent discolouration during start-up · All functions and features programmable via I2C-bus · PAL/SECAM or NTSC matrix selection.
The TDA4780 is a monolithic integrated circuit with a luminance and a colour difference interface for video processing in TV receivers. Its primary function is to process the luminance and colour difference signals from a colour decoder which is equipped e.g. with the multistandard decoder TDA4655 or TDA9160 plus delay line TDA4661 or TDA4665 and the Picture Signal Improvement (PSI) IC TDA467x or from a Feature Module. (continued)
MAX. 8.8 120 - - - - - - - - - +70
UNIT V mA V V V V V V V V V V °C
0.45/ 1.43 -
RGB input signals at pins 2, 3, 4, 10, 11 and 12 (black-to-white value) -
May 1994
2
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
ORDERING INFORMATION PACKAGE EXTENDED TYPE NUMBER TDA4780 Note 1. SOT117-1; 1996 December 9. PINS 28 PIN POSITION DIL MATERIAL plastic
TDA4780
CODE SOT117(1)
May 1994
3
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
TDA4780
Fig.1 Block diagram (continued in Fig.2)
May 1994
4
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
TDA4780
Fig.2 Block diagram (continued from Fig.1)
May 1994
5
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
PINNING SYMBOL FSW2 R2 G2 B2 VP -(B-Y) -(R-Y) Y GND R1 G1 B1 FSW1 SC BCL CPDL CL CPDST CI BO CB GO CG RO CR YHUE SDA SCL PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 DESCRIPTION fast switch 2 input red input 2 green input 2 blue input 2 supply voltage colour difference input -(B-Y) colour difference input -(R-Y) luminance input ground red input 1 green input 1 blue input 1 fast switch 1 input sandcastle pulse input average beam current limiting input storage capacitor for peak limiting storage capacitor for leakage current compensation storage capacitor for peak dark cut-off measurement input blue output blue cut-off storage capacitor green output green cut-off storage capacitor red output red cut-off storage capacitor Y-output/hue adjust output I2C-bus serial data input/acknowledge output I2C-bus serial clock input
TDA4780
Fig.3 Pin configuration.
May 1994
6
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
GENERAL DESCRIPTION FUNCTIONAL DESCRIPTION Signal input stages
TDA4780
(continued)
The required input signals are: · luminance and negative colour difference signals · 2- or 3-level sandcastle pulse for internal timing pulse generation · I2C-bus data and clock signals Two sets of analog RGB colour signals can also be inserted, e.g. one from a peritelevision connector (SCART plug) and the other one from an on-screen display (OSD) generator. The TDA4780 has I2C-bus control of all parameters and functions with automatic cut-off control of the picture tube cathode currents. It provides RGB output signals for the video output stages. In clamped output mode it can also be used as an RGB source. The main differences to the sister type TDA4680 are: · additional features, namely gamma adjust, adaptive black, blue stretch and two different peak drive limiters. · the measurement lines are triggered by the trailing edge of the vertical component of the sandcastle pulse. · I2C-bus receiver only. Automatic white level control is not provided; the white levels are determined directly by the I2C-bus data. · the TDA4780 is pin compatible (except pin 18) to the TDA4680. The slave address via the I2C-bus can be used for both ICs; where a function is not included in the TDA4680 then the I2C-bus command is not executed. Special commands (except control bit FSWL) for the TDA4680 will be ignored by the TDA4780.
The TDA4780 contains 3 sets of input signal stages for: a) Luminance/colour-difference signals: (Y: 0.45 V(p-p) VBS or 1.43 V(p-p) VBS, selectable via I2C-bus, -(R-Y): 1.05 V(p-p); -(B-Y): 1.33 V(p-p)). The capacitively coupled signals are matrixed to RGB signals by either a PAL/SECAM or NTSC matrix (selected via I2C-bus). b) (RGB)1 signals (0.7 V(p-p) VB), capacitively coupled (e.g. from external source). c) (RGB)2 signals (0.7 V(p-p) VB), capacitively coupled (e.g. videotext, OSD). All input signals are clamped in order to have the same black levels at the signal switch input. Displayed signals must be synchronous with the sandcastle pulse. Signal switches Both fast signal switches can be operated by switching pins (e.g. SCART facilities) or set via the I2C-bus. By switch 1 the Y-CD signals or the (RGB)1 signals can be selected, by switch 2 the above selected signals or the (RGB)2 signals are enabled. During the vertical and horizontal blanking time an artificial black level equal to the clamped black level is inserted in order to clip off the sync pulse of the luminance signal and to suppress hum during the cut-off measurement time and eliminate noise during these intervals. Saturation, gamma, contrast and brightness adjust Saturation, contrast and brightness adjusts are adjusted via the I2C-bus and act on Y, CD as well as on RGB input signals. Gamma acts on the luminance content of the input signals. Gamma adjust The gamma adjust stage has a non-linear transmission characteristic according to the formula y = xgamma, where x represents the input and y the output signal. If gamma is smaller than unity, the lower parts of the signal are amplified with higher gain. Adaptive black (ADBL) The adaptive black stage detects the lowest voltage of the luminance component of the internal RGB signals during the scanning time and shifts it to the nominal black level. In order to keep the nominal white level the contrast is increased simultaneously.
May 1994
7
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
Blue stretch (BLST) The blue stretch channel gets additional amplification if the blue signal is greater than 80% of the nominal signal amplitude. In that case the white point is shifted towards higher colour temperature so that white parts of a picture seem to be brighter. Measurement pulse and blanking stage During the vertical and horizontal blanking time and the measurement period the signals are blanked to an ultra black level, so the leakage current of the picture tube can be measured and automatically compensated for. During the cut-off measurement lines (one line period for each R, G or B) the output signal levels are at cut-off measurement level. The vertical blanking period is timed by the sandcastle pulse. The measurement pulses (leakage, R, G and B) are triggered by the negative going edge of the vertical pulse of the sandcastle pulse and start after the following horizontal pulse. The IC is prepared for 2fH (32 kHz) application. Output amplifier and white adjust potentiometer The RGB signals are amplified to nominal 2 V(p-p), the DC-levels are shifted according to cut-off control. The nominal signal amplitude can be varied by ±50% by the white point adjustment via the I2C-bus (individually for RGB respect). Automatic cut-off control During leakage measurement time the leakage current is compensated in order to get a reference voltage at the cut-off measurement info pin. This compensation value is stored in an external capacitor. During cut-off current measurement times for the R, G and B channels, the voltage at this pin is compared with the reference voltage, which is individually adjustable via I2C-bus for each colour channel. The so derived control voltages are stored in the external feedback capacitors. Shift stages add these voltages to the corresponding output signals. The automatic cut-off control may be disabled via the I2C-bus. In this mode the output voltage is clamped to 2.5 V. Clamping periods are the same as the cut-off measurement periods. Signal limiting The TDA4780 provides two kinds of signal limiting. First, an average beam limiting, that reduces signal level if a certain average is exceeded. Second, a peak drive May 1994 8
TDA4780
limiting, that is activated if one of the RGB signals even shortly exceeds a via I2C-bus adjusted threshold. The latter can be either referred to the cut-off measurement level of the outputs or to ground. When signal limiting occurs, contrast is reduced, and at minimum contrast brightness is reduced additionally. Sandcastle decoder and timer A 3-level detector separates the sandcastle pulse into combined line and field pulses, line pulses, and clamping pulses. The timer contains a line counter and controls the cut-off control measurement. Application with a 2-level 5 V sandcastle pulse is possible. Switch on delay circuit After switch on all signals are blanked and a warm up test pulse is fed to the outputs during the cut-off measurement lines. If the voltage at the cut-off measurement input exceeds an internal level the cut-off control is enabled but the signal remains still blanked. The signal blanking is finished when the cut-off control has stabilized. In case of output clamping, the cut-off control is disabled and the switch on procedure will be skipped. Y output and hue adjust The TDA4780 contains a D/A converter for hue adjust. The analog information can be fed, e.g. to the multistandard decoder TDA4650 or TDA4655. This output pin may be switched to a Y output signal, which can be used for scan velocity modulation (SCAVEM). The Y output is the Y input signal or the matrixed (RGB) input signal according to the switch position of fast switch. I2C-bus The TDA4780 contains an I2C-bus receiver for control function. ESD protection Pins are provided with protection diodes against ground and supply voltage (see pin description). I2C-bus input pins do not shunt the I2C-bus signals in case of missing supply voltage. EMC Pins are protected against electromagnetic radiation.
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 134). SYMBOL Tstg Tamb Ptot V5-9 = VP V10,11,12-9 V2,3,4-9 V8,7,6-9 V13,1-9 V25,23,21,17-9 V14-9 V15-9 V16-9 V27,28-9 I26 V18-9 V19-9 I24,22,20 I24,22,20 ESD storage temperature operating ambient temperature total power dissipation supply voltage (RGB)1 inputs (RGB)2 inputs Y, CD-inputs switch I, II black level, leakage storage sandcastle average current inf. peak drive storage I2C-bus Y output / hue adjust peak dark storage cut-off control input output peak output average electrostatic handling (note 1) for all pins PARAMETER MIN. -20 -20 - -0.1 -0.1 -0.1 -0.1 -0.1 -0.1 -0.7 -0.7 -0.1 -0.1 -8 -0.1 -0.7 -20 -10 -500
TDA4780
MAX. +150 +70 1200 +9.0 VP VP VP VP VP
UNIT °C °C mW V V V V V V
VP + 5.8 V VP + 0.7 V VP VP - VP - - +500 V V mA V mA mA V
VP + 0.7 V
Note to the Limiting Values 1. Charge device model class A: discharging a 200 pF capacitor through a 0 series resistor. THERMAL RESISTANCE SYMBOL Rth j-a PARAMETER from junction to ambient in free air THERMAL RESISTANCE 47 K/W
QUALITY SPECIFICATION URV-4-2-59/601
May 1994
9
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
TDA4780
CHARACTERISTICS Tamb = +25 °C; VP = 8 V; Vnom: nominal signal amplitude (black-white) 2000 mV (peak-to-peak value) at output pins; gamma = 1; adaptive black inactive; brightness, contrast, saturation and white balance at nominal settings; no beam current or peak drive limiting; all voltages are related to ground (pin 9) and measured in Figs 1 and 2; unless otherwise specified. SYMBOL VP IP PARAMETER supply voltage (pin 5) supply current (pin 5) CONDITIONS MIN. 7.2 - TYP. 8 100 MAX. 8.8 120 V mA UNIT
Colour-difference inputs (-(B-Y): pin 6, -(R-Y): pin 7; capacitively coupled to a low ohmic source; recommendation: maximum 600 ) V6 V6,7 I6,7 I6,7 V7 R6,7 V8 -(B-Y) signal (peak-to-peak value) internal bias during clamping DC input current between clamping pulses maximum input current during clamping -(R-Y) signal (peak-to-peak value) AC input resistance 75% colour bar signal 75% colour bar signal - - - 100 - 10.0 1.33 4.0 - 180 1.05 - - - 0.1 260 - - V V µA µA V M
Y input (pin 8; capacitively coupled to a low ohmic source; recommendation: maximum 600 ) input signal (composite signal; VBS; peak-to-peak value) adaption to two different signal levels via control bit YHI YHI = 0 YHI = 1 R8 V8 I8 I8 AC input resistance internal bias during clamping DC input current between clamping pulses maximum input current during clamping YHI = 0 YHI = 1 - - 10.0 - - - 100 0.45 1.43 - 3.7 4.6 - 180 - - - - - 0.1 260 V V M V V µA µA
RGB input 1 (R1: pin 10, G1: pin 11, B1: pin 12; capacitively coupled to a low ohmic source; recommendation: maximum 600 ; note 1) V10,11,12 R10,11,12 V10,11,12 I10,11,12 I10,11,12 input signal (peak-to-peak value) AC input resistance internal bias during clamping DC input current between clamping pulses maximum input current during clamping - 10.0 - - 100 0.7 - 5.1 - 180 - - - 0.1 260 V M V µA µA
May 1994
10
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
SYMBOL PARAMETER CONDITIONS MIN. TYP.
TDA4780
MAX.
UNIT
RGB input 2 (R2: pin 2, G2: pin 3, B2: pin 4; capacitively coupled to a low ohmic source; recommendation: maximum 600 ; note 1) V2,3,4 R2,3,4 V2,3,4 I2,3,4 I2,3,4 input signal (peak-to-peak value) AC input resistance internal bias during clamping DC input current between clamping pulses maximum input current during clamping - 10.0 - - 100 0.7 - 5.1 - 180 - - - 0.1 260 V M V µA µA
PAL/SECAM and NTSC matrix (note 2; for demodulation axis see appendix) PAL/SECAM matrix NTSC matrix control bit NMEN = 0 control bit NMEN = 1; hue position set on (-2) degrees - 0.9 3.3 -
Fast signal switches and blanking (fast signal switch 1 (pin 13); Y, CD / R1, G1; B1; control bits FSDIS1, FSON1) V13 V13 R13 ts - ti voltage to select Y and CD voltage range to select R1, G1 and B1 internal resistor to ground difference between transit times for signal switching and signal insertion 0 1.0 3.8 - 0.4 5.5 4.8 10 V V k ns
Crosstalk (see Table 2)
Fast signal switch 2 (pin 1; Y, CD or R1, G1, B1 / R2, G2, B2; control bits FSDIS2, FSON2) V1 V1 V1 R1 ts - ti voltage to select Y and CD / R1, G1 and B1 voltage range to select R2, G2 and B2 required minimal voltage to switch off the ADBL measurement internal resistor to ground difference between transit times for signal switching and signal insertion R1 > R13 - 0.9 - 2.8 - 0 1.0 0.87 4.2 - 0.4 5.5 1.0 6.0 10 V V V k ns
Crosstalk (see Table 2)
May 1994
11
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
SYMBOL PARAMETER CONDITIONS MIN. TYP.
TDA4780
MAX.
UNIT
Adjust stages (adaptive black, gamma, contrast, saturation, brightness and white point adjust, blue stretch) Adaptive black (detectors inactive status due to action of fast switch 2 (pin 1); see Table 1, Fig.9 and note 3) I18 discharge current of peak dark storage capacitor outside active measurement window inside active measurement window I18 charge current of peak dark storage capacitor maximum level shift: black level in percent of nominal signal amplitude difference between nominal black and adaptive black in percent of nominal signal amplitude detectors inactive time before blanking detectors inactive time after blanking 0.1 1.5 0.5 2.5 1.0 3.5 -250 16 µA µA µA %
-360 -300 10 13
-3
0
+3
%
2.3 2.3
3.1 2.5
4.0 3.4
µs µs
Gamma adjust Acts on internal Y signal; Y matrix see Y output; I2C-bus controlled potentiometer (subaddress 0B) Resolution 6 bit range of gamma minimum (3FHEX) maximum (00HEX) maximum gain at minimum gamma near nominal black - - 5 0.7 1.0 6 - - 7 - - dB
Saturation adjust Acts on RGB signals; Y matrix see Y output; I2C-bus controlled potentiometers (subaddress 01) Resolution 1.5% of maximum saturation I2C-bus data for nominal saturation maximum saturation I2C-bus data 3FHEX; measured at 100 kHz; relative to nominal saturation I2C-bus data 00HEX; measured at 100 kHz; relative to typical value of maximum saturation 1F 4.9 20 5.5 21 6.1 HEX dB
minimum saturation
-
-
-50
dB
May 1994
12
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
SYMBOL PARAMETER CONDITIONS MIN. TYP.
TDA4780
MAX.
UNIT
Contrast adjust Acts on RGB signals; I2C-bus controlled potentiometers (subaddress 02) Resolution 1.5% of maximum contrast I2C-bus data for nominal contrast maximum contrast I2C-bus data 3FHEX; limiters inactive; relative to nominal contrast I2C-bus data 00HEX; relative to maximum 20 - 22 4.5 24 5.5 HEX dB
minimum contrast
-28
-22
-16
dB
Brightness adjust Acts on RGB signals; I2C-bus controlled potentiometers (subaddress 00) Resolution 1.5% of range; black level in percent of nominal signal amplitude referred to cut-off measuring level maximum brightness: black level nominal brightness: black level maximum brightness: black level 3FHEX 29HEX 3FHEX; control bits BCOF = 1 and MOD2 = 0 23 -7 -58 23 -58 30 0 -50 30 -50 37 +7 -42 37 -42 % % % % %
minimum brightness: black level 00HEX
minimum brightness: black level 00HEX; control bits BCOF = 1 and MOD2 = 0 Blue stretch Blue stretch is activated by I2C-bus control bit BLST = 1 (see Fig.11) increase of small signal gain 100% of nominal signal amplitude and at 1 MHz
15
20
25
%
Differences of black level steps Differences from channel to channel of the ratio of the difference (black level cut-off measurement level) to actual nominal signal amplitude (Vnom24, Vnom22, Vnom20) over the whole contrast, brightness and saturation range, switching matrix or switching fast switches, gamma = 1, BLST = 0, ADBL = 0 dV/Vnom static deviation dV/Vnom = dV24/Vnom24 - dV22/Vnom22 = dV24/ Vnom24 - dV20/Vnom20 = dV22/Vnom22 - dV20/Vnom20; ripple on pin 5 during clamping 1 mV; note 8 at nominal saturation -1.0 - +1.0 %
-0.5
-
+0.5
%
May 1994
13
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
SYMBOL PARAMETER CONDITIONS MIN. - 4.0 note 9 RL 2 k - 6.3 3.3 TYP.
TDA4780
MAX.
UNIT
RGB outputs (output for positive RGB signals (R: pin 24, G: pin 22, B: pin 20); following data without external load) R24,22,20 I24,22,20 V24,22,20 V24,22,20 V24,22,20 differential output resistance maximum output current minimum output voltage maximum output voltage maximum signal amplitude (black-white) due to internal limits (peak-to-peak value) nominal signal amplitude (black-white; peak-to-peak value) at nominal white adjust; contrast and saturation setting; gamma = 1; nominal input signals note 9 25 5.0 - 7.0 - 30 - 0.8 - - mA V V V
V24,22,20
1.7
2.0
2.3
V
V24,22,20 V24,22,20
range of cut-off measurement level recommended cut-off measurement level clamp voltage black level I2C-bus data for nominal settings maximum increase of AC gain maximum decrease of AC gain
1.0 -
- 3.0
5.0 -
V V
Output clamp (RGB) V20,22,24 control bit BCOF = 1 2.3 21 3FHEX 00HEX 40 40 2.5 22 50 50 - 2.7 23 60 60 +2.0 V HEX % % % White potentiometers
Overall white point deviation dV/Vnom dV/Vnom = dV24/Vnom24 - dV22/Vnom22 = dV24/Vnom24 - dV20/Vnom20 = dV22/Vnom22 - dV20/Vnom20 meaning of actual nominal signal see `differences of black level step'; over whole contrast range see `contrast adjust' input: (RGB)1,2 -2.0 differences from channel to channel of the ratio of the difference (signal white level cut-off measurement level) to actual nominal signal amplitude (Vnom 24, Vnom 22, Vnom 20) over the whole saturation range at nominal contrast, brightness and nominal input signals; ripple on pin 5 during clamping 1 mV; note 8
Frequency behaviour, crosstalk Between the Y input (pin 8) and the RGB outputs (pins 24, 22 and 20) decrease in gain 1 M and 20 pF load at 13 MHz at 13 MHz at 22 MHz 14 - - 3 dB
Between the colour-difference inputs (pins 7 and 6) and the corresponding R and B outputs (pins 24 and 20) decrease in gain decrease in gain May 1994 - - - - 3 3 dB dB Between the (RGB)1,2 inputs (pins 10, 11 and 12 or 2, 3 and 4) and the RGB outputs (pins 24, 22 and 20)
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
SYMBOL PARAMETER CONDITIONS V14 < 0.5 V MIN. - - TYP. - -
TDA4780
MAX. -100 10 µA pF
UNIT
Sandcastle input (pin 14; control bit SC5; note 4) I14 C14-9 V14 input current input capacitance required voltage range for horizontal and vertical blanking pulses for burst key pulses for burst key pulses and line count Clamp pulse delay delay of leading edge of clamping nominal sandcastle pulse pulse DELOF = 0 DELOF = 1 Required minimal burst gate pulse width DELOF = 0 DELOF = 1 line frequency = 16 kHz line frequency = 32 kHz 3 1.5 - - - - µs µs 1.2 - 1.5 0 1.8 - µs µs SC5 = 0 or SC5 = 1 SC5 = 0 SC5 = 1 2.0 4.0 6.1 4.0 2.5 4.5 - - 3.0 4.9 V V for horizontal pulses (line count) SC5 = 0
VP + 5.8 V VP + 5.8 V
Generation of measurement lines and blanking Blanking to ultra black level occurs during time DG except MR in R-channel, MG in G-channel, MB in B-channel (see pulse diagram Fig.12) Difference between ultra black level (VUB) and measurement level (VCL) in percent of nominal signal amplitude (independent of white point adjust) dV/Vnom dV = VCL - VUB no clipping 25 35 45 % Leakage current measuring time: LM will start after the end of vertical sandcastle (see pulse diagram) Vertical blanking period and cut-off measurement lines (see pulse diagram) The vertical component will be identified if it contains 2 or more burst key pulses in case of SC5 = 1 or two or more line pulses (H) in case of SC5 = 0 The line counter is triggered by the leading edge The blanking time is valid for a vertical pulse detected by the sandcastle decoder The internal blank pulse is OR gated with the sandcastle vertical pulse and the end of the measurement pulses Insertion time: full line period Measurement time: line period minus horizontal period (50/60 Hz) Line sequence of measuring lines: First line after end of horizontal pulse which followed the end of vertical pulse: leakage measurement LM First line after leakage pulse: red measurement MR Second line after leakage pulse: green measurement MG Third line after leakage pulse: blue measurement MB (see pulse diagram)
May 1994
15
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
SYMBOL VWU PARAMETER warm up level CONDITIONS VWU = VPL - 1 V; VPL = peak drive level (see also signal limiting); given by I2C-bus; subaddress OA; no warm up test pulse in case of output clamping (BCOF = 1) 3FHEX RELC = 0 RELC = 1 MIN. - TYP. - -
TDA4780
MAX. -
UNIT
Warm up test pulse during MT (see pulse diagram)
maximum warm up level V20,22,24
POR
5.6 - -
6.0 VPL VPL + 1
6.3 - -
V V V
Threshold for Power On Reset (POR) during time DG (see pulse diagram) output voltage to cause POR
Y output (pin 26; note 5) V26 nominal signal amplitude (black-white; independent of gamma, adaptive black and contrast; peak-to-peak value) black level control bit YEXH = 1; hue DAC (register 03) set > 28HEX YEXH = 1 3FHEX 20HEX Y matrix coefficients ar ag ab R26 26 fg V19 VREF0 I19 I19 R19 I19 V19 differential output resistance group delay time 3 dB bandwidth between RGB outputs and Y output Y = ar R + ag G + ab B 0.27 0.53 0.10 - 20 11 - during leakage measurement time LM 2.4 0.30 0.59 0.11 190 25 15 - 2.7 0.33 0.65 0.12 230 30 - - - - ns MHz - - 4.0 2.0 - - V V 0.85 1.0 1.15 V
V26
Automatic cut-off control (pin 19; measurement periods see beam info on pin 19) permissible voltage (also during scanning period) internally controlled voltage on pin 19 maximum output current maximum input current input resistance for measurement input additional input current threshold of warm up detector (active in line MG) only during warm up VP - 1.4 V 3.0 -250 350 - - 4.7 V µA µA M mA V
-350 - 250 1 - 4.3 - - 0.5 4.5
May 1994
16
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
SYMBOL VMEAS PARAMETER difference between input voltage for cut-off and VREF0; adjustable via I2C-bus (subaddress for reference: R: 07, G: 08 and B: 09) maximum VMEAS nominal VMEAS minimum VMEAS I25,23,21 I25,23,21 input currents of storage inputs outside of the measurement time maximum charge / discharge current during measurement time amplification from storage pins 25, 23 and 21 to outputs Storage of leakage information (pin 17) I17 I17 I17 V17 maximum charge / discharge current at time LM discharge current leakage current voltage to reset IC to switch on conditions peak limiting during time MK active outside time LM V17 is below 300 - - 2.3 400 4 - 2.5 - - 0.1 3.0 3FHEX 20HEX 00HEX CONDITIONS MIN. - TYP. - -
TDA4780
MAX. -
UNIT
1.5 0.9 0.4 - 0.2 -
1.6 1.0 0.45 - 0.3 1.7
1.7 1.1 0.5
V V V µA mA -
Storage of cut-off control voltage / output clamping voltage (pins 25, 23 and 21) 0.1 0.4 -
µA mA µA V
Signal limiting (The limitation acts on contrast and at low contrast on brightness) Average beam current limiting (pin 15) V15 dV15 V15 dV15 I15 start of contrast reduction input range for full contrast reduction start of brightness reduction input range for full brightness reduction input current - - - - - 4 -2 2.5 -1.6 - - - - - -0.5 V V V V µA
Peak signal limiting of output signals (pin 16) The limitation acts 1 H delayed Limiting level adjustable by I2C-bus (subaddress OA; control bit RELC = 0) V24,22,20 V24,22,20 I16 maximum limiting level minimum limiting level maximum discharge current at peak drive extrapolated from 2F 00HEX RELC = 0 6.8 - 4 - 2.3 - 7.2 3 6 V V mA
May 1994
17
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
SYMBOL PARAMETER CONDITIONS MIN. TYP.
TDA4780
MAX.
UNIT
Peak signal limiting (pin 16) Control bit RELC = 1; Limiting Level (VLiL) adjustable by I2C-bus (subaddress OA) VLiL equal gain in white point adjust; signal only in one output channel maximum limiting level minimum limiting level 3FHEX 00HEX 3.3 1.3 3.5 1.5 3.9 1.7 V V
Peak drive limiting starts, if the maximum of the RGB signals after white point adjustment exceeds a threshold Cut-off measurement level MX = MR or MB or MG Discharge currents The total discharge current is a summation of I16(1) + I16(2) + I16(3) Threshold 1 (TH1) I16(1) maximum discharge current steepness Low-pass filter, control bit TCPL tDPDL tDPDL I16(2) time constant low-pass filter time constant low-pass filter maximum discharge current steepness Threshold 3 (TH3) I16(3) maximum discharge current steepness Charge current I16 V16 dV16 V16 dV16 V16 charge current start of contrast reduction input range for full contrast reduction start of brightness reduction input range for full brightness reduction maximum voltage by internal limitation -0.5 - - - - 4.5 -1 4 -2 2.5 -1.6 - -2 - - - - - µA V V V V V TH3 = MX + VLiL; undelayed 0.45 - 0.6 0.15 0.75 - mA mA / 0.1 V TCPL = 1 (at 1fH); RELC = 1 TCPL = 0 (at 2fH); RELC = 1 TH2 = MX + VLiL × 1.10; 1 line delayed 0.9 0.4 4.5 - 1.2 0.6 6 1.5 1.5 0.8 7.5 - µs µs mA mA / 0.1 V TH1 = MX + VLiL; 1 line delayed and low-pass filtered 4.5 - 6 1.5 7.5 - mA mA / 0.1 V
Threshold 2 (TH2)
Hue adjust output (pin 26; note 6) V26 V26 V26 I26 minimum output voltage nominal output voltage maximum output voltage current of internal emitter follower YEXH = 0; 00HEX YEXH = 0; 20HEX YEXH = 0; 3FHEX 0.5 3.0 4.8 500 - 3.2 - 700 1.0 3.4 5.5 - V V V µA
May 1994
18
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
SYMBOL I2C-bus inputs f28 tSU;DAT tH tL tr tf V27 V28 V27 V28 I27 I28 I27 I28 V27 I27 LOW level output voltage output current V27 = 0.4 V input current input current V27 = 0.4 V V28 = 0.4 V V27 = 0.9 V V28 = 0.9 V HIGH level input voltage clock frequency range data set-up clock pulse HIGH clock pulse LOW rise time fall time 0 250 4 4.7 - - - - 3.0 3.0 -10 -10 - - - 3.0 - - - - - - - - - - - - - - - - 100 - - - 1 0.3 PARAMETER CONDITIONS MIN. TYP.
TDA4780
MAX.
UNIT
kHz ns µs µs µs µs
Input levels LOW level input voltage 1.5 1.5 5.5 5.5 - - 10 10 0.4 - V V V V µA µA µA µA V mA
May 1994
19
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
Notes to the characteristics
TDA4780
1. RGB signals controlled by saturation, adaptive black, contrast and brightness, gamma affects the Y component of the internal RGB signals. 2. Matrix coefficients should be tested by comparing RGB output signals with a reference RGB colour bar, which is fed in at (RGB)1 or (RGB)2 inputs. In case of NMEN = 1 (NTSC) at minimum saturation the Y output and RGB output signals are not identical to the Y input signal. PAL/SECAM signals are matrixed by the equation: VG-Y = -0.51VR-Y - 0.19VB-Y NTSC signals are matrixed by the equations (hue phase shift of -2 degrees): VR-Y* = 1.39VR-Y - 0.07VB-Y; VG-Y* = -0.46VR-Y - 0.15VB-Y; VB-Y* = VB-Y In the matrix equations: VR-Y and VB-Y are conventional PAL demodulation axes and amplitudes at the output of the demodulator. VR-Y*, VG-Y* and VB-Y* are the NTSC-modified colour-difference signals. 3. Adaptive black control acts on Y signal, which is either Y input or Y output from RGB matrix. Negative set-up is not affected. The level shift value is determined by the peak dark detector, operation selected by control bit ADBL. The peak dark detector is inactive during blanking. Peak dark detector activated by internal line counter, which starts after the end of the vertical blank of the sandcastle. Active from line 16 (after end of vertical sandcastle) to line 224 (NTSC mode, NMEN = 1) or line 272 (PAL mode, NMEN = 0). It is recommended to increase the contrast value (subaddress 02) by 15% if ADBL = 1. The line numbers are doubled if control bit HDTV = 1. 4. Sandcastle pulse detector (pin 14) The sandcastle pulse is compared with 3 (control bit SC5 = 0) or 2 (SC5 = 1) internal threshold levels to separate the various pulses; the internal pulses are generated while the input pulse is higher than the thresholds. The thresholds are independent of supply voltage and temperature. 5. Y output can be switched to hue adjust output via I2C-bus control bit YEXH. Output without sync pulse. Recommendation: Hue adjust DAC set to 3FHEX. Black level adjustable via hue adjust DAC. 6. Output can be switched to Y output via I2C-bus control bit YEXH (via I2C-bus, resolution 6 bit, bus subaddress 03). 7. At minimum gamma (3FHEX) any differences in black level steps are amplified by 6 dB. 8. Series resistor in supply voltage should be less than 0.3 . 9. At 1.0 V cut-off measurement level the function of the cut-off control loop is not guaranteed because the blanking level is limited to the minimum output voltage. For proper working a guide number for the minimum cut-off measurement level is 1.3 V.
May 1994
20
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
APPENDIX
TDA4780
Fig.4 Demodulation axes.
May 1994
21
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
I2C-BUS RECEIVER (pins 27 and 28) S: start condition P: stop condition W: write A: acknowledge slave address: A6 1 A5 0 A4 0 A3 0 A2 1 A1 0 A0 0
TDA4780
W 0
receiver (write mode) slave receiver format is (BREN = 0) S SLAVE ADDRESS A SUBADDRESS A DATA BYTE A ... DATA BYTE A P n data bytes with auto-increment of subaddresses All subaddresses within the range 00 to 0F are automatically incremented. The subaddress counter wraps around from 0F to 00. Only in this case 0F will be acknowledged too. Subaddresses outside the range 00 to 0E are not acknowledged by the device and neither auto-increment nor any other internal operation takes place. All eight bits of the subaddress have to be decoded by the device. If BREN = 1 (control register 1) auto-increment is not possible, the slave receiver format is: S, SLAVE ADDRESS A, SUB ADDRESS A, DATA BYTE A, P :
May 1994
22
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
Table 1
TDA4780
Signal input selection and effect on adaptive black measurements by fast source switches and I2C-bus. ANALOG SWITCH FSW2 (pin 1) L L H FSW1 RGB2 (pins 2, 3 (pin 13) and 4) L H * * * * * L H * * * * ON ON ON ON ON ON SELECTED SIGNALS RGB1 (pins 10, 11 and 12 ON ON ON ON ON ON ON TV (pins 6, 7 and 8) ON
I2C-BUS CONTROLLED BITS
FSON2 L
FSDIS2 L
FSON1 L
FSDIS1 L
ADBL active active off active off active off active active active active active off active
L L L L L H H Notes
L L H H H L H
L H L L H * *
H * L H * * *
L H L H * * * * L H *
1. H: logical HIGH or analog switch (pins 1 and 13) to > 0.9 V 2. L: logical LOW or analog switch (pins 1 and 13) to < 0.4 V 3. *: H or L, no influence 4. ON: is the selected signal input Table 2 Crosstalk at 4 MHz maximum value (dB) -58 -58 -51 -58 -51 -58 -51 -58 at 8 MHz maximum value (dB) -55 -55 -50 -55 -50 -55 -50 -55 at 13 MHz maximum value (dB) -50 -50 -47 -50 -47 -50 -47 -50
FSW1 FSW2 CROSSTALK L L L H L H H H RGB1 Y, CD RGB2 Y, CD Y, CD RGB1 RGB2 RGB1 Y, CD RGB2 RGB1 RGB2 Y, CD RGB2 RGB1 RGB2
May 1994
23
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
Table 3 Subaddress byte and data byte format. SUBADDRESS D7 brightness saturation contrast hue red gain green gain blue gain red level reference green level reference blue level reference peak drive limit gamma control register 1 control register 2 control register 3 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0 0 0 0 0 0 0 0 0 0 0 0 SC5 X ADBL D6 0 0 0 0 0 0 0 0 0 0 0 0 HDTV YHI D5 A05 A15 A25 A35 A45 A55 A65 A75 A85 A95 AA5 AB5 FSBL MOD2 D4 A04 A14 A24 A34 A44 A54 A64 A74 A84 A94 AA4 AB4 X BCOF BLST DATA BYTE D3 A03 A13 A23 A33 A43 A53 A63 A73 A83 A93 AA3 AB3 NMEN YEXH D2 A02 A12 A22 A32 A42 A52 A62 A72 A82 A92 AA2 AB2 X RELC
TDA4780
FUNCTION
D1 A01 A11 A21 A31 A41 A51 A61 A71 A81 A91 AA1 AB1 X TCPL
D0 A00 A10 A20 A30 A40 A50 A60 A70 A80 A90 AA0 AB0 X 0
DELOF BREN
FSDIS2 FSON2 FSDIS1 FSON1
The least significant bit of an analog control alignment register is defined as AX0 (D0). After power on reset (PONRES) all alignment registers are set to 01. X means don't care but for software compatibility with further video ICs with the same slave address, it is recommended to set all X to 0.
May 1994
24
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
Table 4 RGB processor mode bits control register. PARAMETER CONDITIONS
TDA4780
SYMBOL Control register 1 SC5 DELOF BREN
sandcastle 5 V delay of leading edge of clamping pulse switched off buffer register enable
0 = 3-level sandcastle pulse 1 = 2-level sandcastle pulse 0 = delay 1 = no delay 0 = new data are executed just after reception 1 = data are hold in a latch (buffer register) and will be transferred to their destination register within the next vertical blanking interval; the device does not acknowledge any new data transfer until the internal transfer to the destination register has been completed
NMEN
NTSC - matrix enable
0 = PAL matrix 1 = NTSC matrix
Control register 2 HDTV FSBL BCOF FSON2 FSDIS1 FSDIS2 FSON1 HDTV / progressive scan for ADBL line counter full screen black level, e.g. for optical measurement internal black level control off fast switch 2 on fast switch 1 disable fast switch 2 disable fast switch 1 on 0 = 272 (PAL), 224 (NTSC) lines 1 = 544 (PAL), 448 (NTSC) lines 0 = normal mode 1 = cut-off measurement level during full field brightness, inactive 0 = automatic cut-off control active 1 = RGB outputs clamped to fixed DC levels see Table 1
Control register 3 ADBL YHI MOD2 adaptive black Y high level modus 2 0 = off 1 = on 0 = input = 0.315 V(p-p) (black-white) 1 = input = 1.0 V((p-p) (black-white) 0 = inactive (BCOF = 0) AND (MOD2 = 1) is senseless; no output stabilization 1 = output clamp without brightness adjust, brightness remains active e.g. for blue stretch BLST YEXH RELC TCPL blue stretch Y exclusive hue relative to cut-off time constant peak drive limiter 0 = off 1 = on 0 = pin 26 is switched to hue adjust output 1 = pin 26 is switched to Y output 0 = peak drive limit to absolute output 1 = peak drive limit relative to cut-off 0 = 2 fH 1 = 1 fH May 1994 25
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
TDA4780
handbook, full pagewidth
MSB 1 0 0 0 1 0
LSB 0 X R/W
MED696
ACK
module address
Fig.5 The module address byte.
handbook, full pagewidth
STA
MAD SAD
STO
MED697
START condition
data byte
STOP condition
Fig.6 Data transmission without auto-increment (BREN = 0 or 1)
handbook, full pagewidth
STA START condition
MAD SAD
STO
MED698
data byte data bytes
STOP condition
Fig.7 Data transmission with auto-increment (BREN = 0).
May 1994
26
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
TDA4780
(1) Insert link BR1 if average beam current limiting is not applied. (2) R18 may be omitted.
Fig.8 Test and application circuit.
Fig.9 Cut-off measurement pulses
May 1994
27
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
TDA4780
Fig.10 Principle of adaptive black control.
Fig.11 Principle of blue stretch.
May 1994
28
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
TDA4780
LM = leakage current measurement time MR, MG, MB = R, G, B cut-off measurement pulses
Fig.12 Leakage and cut-off current measurement timing diagram.
May 1994
29
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
Table 5 PIN NO. internal circuitry (Abbreviations: OB: open base and CL: clamp pulse). PIN NAME (DESCRIPTION) WAVE FORM Z
TDA4780
INTERNAL CIRCUIT
1
fast switch 2
2
R2 input clamp
100 µA / OB
3
G2 input clamp
100 µA / OB
4
B2 input clamp
100 µA / OB
May 1994
30
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
PIN NO. PIN NAME (DESCRIPTION) WAVE FORM Z
TDA4780
INTERNAL CIRCUIT
5
supply voltage
6
-(B-Y) input clamp
100 µA / OB
7
-(R-Y) input clamp
100 µA / OB
8
Y input clamp
100 µA / OB
May 1994
31
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
PIN NO. PIN NAME (DESCRIPTION) WAVE FORM Z
TDA4780
INTERNAL CIRCUIT
9
ground
10
R1 input clamp
100 µA / OB
11
G1 input clamp
100 µA / OB
12
B1 input clamp
100 µA / OB
May 1994
32
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
PIN NO. PIN NAME (DESCRIPTION) WAVE FORM Z
TDA4780
INTERNAL CIRCUIT
13
fast switch 1
37 k (SC5 = 0)
14
sandcastle input OB (SC5 = 1)
15
average beam current limiting input
OB
outside peak drive storage capacitor for peak limiting input
OB
16
during peak drive (RELC = 1)
0 to 12 mA
during peak drive (RELC = 0)
5 mA
May 1994
33
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
PIN NO. PIN NAME (DESCRIPTION) WAVE FORM Z
TDA4780
INTERNAL CIRCUIT
outside leakage current measurement
OB
-400 µA 17 storage capacitor for leakage current during leakage current measurement to +400 µA
automatic switch to power on reset
4 mA
18
peak dark storage
OB / 0.26 mA
cut-off 19 measurement input (beam current information input)
-180 µA to +180 µA
May 1994
34
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
PIN NO. PIN NAME (DESCRIPTION) WAVE FORM Z
TDA4780
INTERNAL CIRCUIT
5 mA 20 blue output
5 mA
5 mA
OB 21 blue cut-off storage capacitor during cut-off control or during output -300 µA clamping to +300 µA
May 1994
35
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
PIN NO. PIN NAME (DESCRIPTION) WAVE FORM Z
TDA4780
INTERNAL CIRCUIT
5 mA 22 green output
5 mA
5 mA
OB
23
green cut-off storage capacitor
during cut-off control or during output -300 µA clamping to +300 µA
May 1994
36
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
PIN NO. PIN NAME (DESCRIPTION) WAVE FORM Z
TDA4780
INTERNAL CIRCUIT
5 mA
24
red output
5 mA
5 mA
OB
25
red cut-off storage capacitor
during cut-off control or during output -300 µA clamping to +300 µA
Y output 26 hue adjust output YEXH = 0 DC 0.8 V to 5.0 V
0.7 mA
0.7 mA
May 1994
37
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
PIN NO. PIN NAME (DESCRIPTION) WAVE FORM Z
TDA4780
INTERNAL CIRCUIT
I2C-bus data input
outside acknowledge
OB
27 less than 0.1 V up to 4 mA due to external pull-up resistor
acknowledge output during acknowledge
28
I2C-bus serial clock input
OB
May 1994
38
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
PACKAGE OUTLINE
handbook, plastic dual in-line package; 28 leads (600 mil) DIP28: full pagewidth
TDA4780
SOT117-1
seating plane
D
ME
A2
A
L
A1 c Z e b1 b 28 15 MH w M (e 1)
pin 1 index E
1
14
0
5 scale
10 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 5.1 0.20 A1 min. 0.51 0.020 A2 max. 4.0 0.16 b 1.7 1.3 0.066 0.051 b1 0.53 0.38 0.020 0.014 c 0.32 0.23 0.013 0.009 D (1) 36.0 35.0 1.41 1.34 E (1) 14.1 13.7 0.56 0.54 e 2.54 0.10 e1 15.24 0.60 L 3.9 3.4 0.15 0.13 ME 15.80 15.24 0.62 0.60 MH 17.15 15.90 0.68 0.63 w 0.25 0.01 Z (1) max. 1.7 0.067
Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT117-1 REFERENCES IEC 051G05 JEDEC MO-015AH EIAJ EUROPEAN PROJECTION
ISSUE DATE 92-11-17 95-01-14
May 1994
39
Philips Semiconductors
Preliminary specification
RGB video processor with automatic cut-off control and gamma adjust
SOLDERING Introduction There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used. This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011). Soldering by dipping or by wave The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact DEFINITIONS Data sheet status Objective specification Preliminary specification Product specification Limiting values
TDA4780
with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds. The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (Tstg max). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit. Repairing soldered joints Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.
This data sheet contains target or goal specifications for product development. This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications.
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. PURCHASE OF PHILIPS I2C COMPONENTS
Purchase of Philips I2C components conveys a license under the Philips' I2C patent to use the components in the I2C system provided the system conforms to the I2C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.
May 1994
40