Text preview for : LCD Monitor_DC_BL2710PT_20130628_152427_5E.25J01.001(4H.25J01.A00) (1).pdf part of Benq BL2710PT Electric scheme for Benq BL2710Pt monitor, obtained from Benq.
Back to : Benq BL2710pt.zip | Home
5 4 3 2 1
+5V
D D
K
K
K
DN1 DN2 DN3
C197 J C196 J C195 J
B AV99 B AV99 B AV99
0 . 1U Z 0 . 1U Z 0 . 1U Z
K
K
A
K A
A
TZMC6V2
TZMC6V2
Z D15
Z D14
D7
LL4148
A
A
A
Close to Scaler_M
+5V P C5V
R149 R150 R151 Change to 0603
DN4 47 F R154 C124 0.047U 16V
B AV70 Add R30 For Dxx GNDR
A1 A2 P C5V TP116
A_ E D ID_VCC R156
75
J
K
R149 R150 R151 R392 0 C 125 47 F R159 C126 0.047U 16V
TP117 TP118 200 J 200 J 200 J R+ N C_10P
C R IN C
ZD4
G1
T ZMC6V2 47 F R160 C128 0.047U 16V
G N DG
C127 J6
A
0725-change ZD5 ZD6 to 6 R157
0 . 1U Z U17 R161 R162 TP119 L25 Z30 75
11 1
12K J 12K J R393 0 C 129 47 F R163 C130 0.047U 16V
1
A0 VCC
8 8C.6R203.036 TP120 7
TP121 L26 Z30 G+ N C_10P
12 2 G IN
2 7 8
A1 WP TP122 TP123 470 F R164 C131 1000P K
13 3 SOG
3 6 R165 150 J 9
A2 SCL TP124 A_ E D ID_VCC
14 4
4 5 R166 150 J 10 R167 100 J R158 C132 0.047U 16V
GND SDA G N DB
TP125 15 5 TP126 75
L27 Z30 47 F R168
2K24012A15 R169
7B.02402.P01 NC_10K R394 0 C 133
G2
C 134 C 135 B+ N C_10P C136 0.047U 16V
VGA DDC 4 7P J 4 7P J B IN
47 F R170
VGA EDID SIZE: 24C02 (2KB) W P_EN
K
VG A_CAB
S05 EMI request
TZMC6V2
R 31
D D C A_SDA
D S UB_SDA 100 J ZD5 C198 R169
R33 0 . 1U Z
D SUB_SCL 100 J WP_EN (REF HIKO)
D D C A_SCL L71
A
V SYNC
A_ E D ID_VCC
B Z120 R171 1K J B
L72
H SYNC
R173
R174 10K Z120 R172 1K J
10K
R175 C 137 R176 C 138
2.2K J 2 7P J C 139 2.2K J 2 7P J C 140
Q11 N C_27P N C_27P
PMBS3904
C
R177
B W P_EN
TZMC6V2
Z D13
R48 R49 R52 R53 R58 R59 R54 R56
E
K
K
47K J
TZMC6V2
Z D12
package is changed from 0603 to 0402
R513 open
A
A
W P _DSUB
W P_MCU
R178 NC_22K
All 0402 Qisda Corporation
A Project Code Model Name OEM/ODM Model Name A
9 J . 2 5 J72.001 BL 2 710PI BL2710PT
Title
VGA
Size PCB P/N PCB Rev. Document Number Rev .
< Size> 4 H. 2 5 J01.S01 S01 9 J . 2 5 J 7 2 . 0 00-C3-304-001 0
Dat e M o n day A pril 01 2013 Sheet 2 of 15
Prepared By R e v iewed By A pprov ed By
E aso n N e o . Chang FengLin
5 4 3 2 1
5 4 3 2
F a ctory must use a DVI-D cable whose
VC C 3 .3 V_M
p i n-16 (Hot-Plug-Detect) is connected to GND
w h ile programming DDC Data (DVI-D data)
Dxx 5V D VI1 P C5V
D VIC LK D VI_ S1_CLK
R121 10 D VI_ S_CLK
J5 R65
1 0K
1 D VIB - D VIC LK- D VI_ S1_CLK-
1 D VI_ S _CLK-
D VIG- R123 10 D6
9
9
17 D VIR - R12 100 B AV70
Change D6 to DN6
U13
K
17 D VIB D VI_ C AB 16 D VIR D VI_ S1_R R125 10
2 D VI_ S_R A1 A2
2 D VIG ZD1
10
10 D VIR C116
18 TZMC 6V2 EMI solution
J
18 NC_30P
D 3 D
3 TP101 D VIR - D VI_ S1_R- R126 10
11
A
11 D VI_ S_R-
19 D 1 _ E D ID_VCC
19 D VIG 1- D VIG D VI_ S1_G R127 10
D VIR 1- D VI_ S_G
12
12 D VIB1- R62 1 5 0 J
20
20 D VIG 1 D VIS CL
5
5 D VIR 1 D VIG- D VI_ S1_G- R128 10
13
13 D VIB1 D VI_ S_G-
21 D VI1 P C 5V
21
6
6 R62 R42 For Dxx U14 C117
1 TP109 D VIB D VI_S1_B R129 10
1 D VI_ S_B
22 R 2 150 J 0 .1 U Z R130 R131
22 D VIS D A R132 U12 15K 15K
7
15
7
15 TP111 1
A0 VCC
8 Nvidia suggest 22 ohm
23 D VIC LK D VIB - D VI_S1_B- R133 10
23 .7K D VI_ S_B- W P _ D VI_EEP
8 2 7
8 A1 WP
16 TP113 R13 7 J W P _ D VI R136 0 J
16 D VIC LK- D VIR 1 D VI_ S1_R1 R135 10 D VIS CL
2 D VI_ S_R1 3 6
2 A2 SCL
5 D VIS D A
GND SDA
G1 VC C 3 .3V_M Add DVI_HPD CTRL
G1 D VIR 1- D VI_ S1_R1- R138 10 R137 0 J
G2 D VI_ S_R1-
G2 R139
G5 R1 0 NC_ 0 J NC U15 7B.02402.P01
K
G5 D VIG 1 D VI_ S1_G1 R1 1 10 C118 C119
K
ZD2 D3 D VI_ S_G1 7P J 7P J
G6
G6 .7K
TZMC 6V2
Q10
2K2203 02 PMBS390 D VIG 1- D VI_ S1_G1- R1 2 10
DVI DDC
C
A
R1 3 R1 D VI_ S_G1-
ZMC 6V2
A
B
D VI_ H PD 16 D VIB1 D VI_S1_B1 R1 5 10
D VI_ S_B1
TP115 R1 6 0
S D A_ D VI
E
.7K 0J
U16
D VIB1- D VI_S1_B1- R1 7 10 R1 8 0
D VI_ S_B1- S C L _ DVI
C C
D 1 _ E D D_VCC
DV I_S 1_CLK-
DV I_S 1_CLK
DV I_S 1_R1-
DV I_S 1_G 1-
DV I_S 1_B1-
DV I_S 1_G 1
DV I_S 1_R1
DV I_S 1_B1
DV I_S 1_R-
DV I_S 1_G-
DV I_S 1_B-
DV IS DA
D V IS CL