Text preview for : Compal_LA-7211P.pdf part of Compal Compal_LA-7211P Compal Compal_LA-7211P.pdf
Back to : Compal_LA-7211P.pdf | Home
A B C D E
1 1
PHRAA
2
Superior 10/10G 2
LA-7211P REV 1.0 Schematic
3
Intel Processor(Sandy Bridge) / PCH(Cougar Point) 3
2011-01-31 Rev 1.0
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2011/01/31 Deciphered Date 2012/12/31 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
SCHEMATIC, MB A7211
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B B
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
4019BD
Date: Monday, February 28, 2011 Sheet 1 of 59
A B C D E
A B C D E
Fan Control VGA Thermal Sensor
APL5607 ADM1032ARMZ-2
Intel CPU page 6 page 14
PCI-Express 16X 5GHz Sandy Bridge
1
rPGA-989 Memory BUS(DDRIII) 200pin DDRIII-SO-DIMM X2 1
37.5mm*37.5mm Dual Channel BANK 0, 1, 2, 3 page 11,12
page 5,6,7,8,9,10 1.5V DDRIII 1066/1333/1600 MT/s
VGA (DDR3)
NVIDIA N12M-GE, 64bit with 512MB/1GB CRT USB/B Right Left USB FingerPrinter
FDI X8 DMI X4 USB port 0,1 USB port 2 USB port 8
page 26 page 37 page 37 page 38
2.7GT/s 5GT/s
NVIDIA N12P-GS/GE, 128bit with 1GB/2GB
IR Emitter Felica Int. Camera
page 13,14,15,16,17,18,19,20,21,22,23,24
USB port 5 USB port 9 USB port 11
USB page 38 page 38 page 25
5V 480MHz
LVDS Conn.
page 25
PCIeMini Card PCIeMini Card
2
USB WiMax USB port 13 3G/TV#1
TV#2
USB port 12
USB port 10
2
5V 480MHz page 39 page 39
EC SMBus HDMI-CEC HDMI Conn. PCIe 1x PCIeMini Card PCIeMini Card
page 27 1.5V 5GT/s
WLAN PCIe port 2 JET PCIe port 4
page 27 Intel PCH page 39 page 39
Cougar Point - M
RTL8105E 10/100M SATA port 0 SATA HDD B-CAS SIM
RJ45 PCIe 1x 5V 6GHz(600MB/s) page 38 page 39
SATA port 1
page 40 RTL8111E 1G PCIe port 1 1.5V 5GT/s page 37
page 40
FCBGA-989
25mm*25mm SATA port 2 SATA ODD
5V 3GHz(300MB/s) SATA port 4
Cardreader PCIe 1x page 37
JMB389C 1.5V 5GT/s
PCIe port5 page 28,29,30,31,32,33,34,35,36 PCIe 1x
page 41
3
1.5V 5GT/s USB3.0 3
TUSB7320
PCIe port6
page 42
LPC BUS HD Audio 3.3V 24MHz
3.3V 33 MHz
TP& Light Pipe/B
LS-6061P page 46 MDC 1.5 Conn HDA Codec
ALC269
Cap Sensor SPI ROM Debug Port ENE KB930 page 38 page 43
page 45 page 44
& Light Sensor/B (4MB) 28
page
RTC CKT. LS-6062P page 46
page 28
Touch Pad Int.KBD EC ROM CIR G-Sensor Int. SPK Conn JPIO
page 43
LED/B page 46 page 45 page 44 page 45 MIC Conn (HP & MIC)
DC/DC Interface CKT. LS-6063P page 36
(128KB) 45
page
page 25 page 37
page 47 EC SMBus
Audio & USB/B
4 4
Power Circuit DC/DC LS-6064P page 37
page 48,49,50,51,52
53,54,55,56,57
Finger Printer/B
LS-6065P page 38 Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2011/01/31 Deciphered Date 2012/12/31 Title
Power On/Off CKT. Power/B_FPC THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
SCHEMATIC, MB A7211
Size
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Document Number Rev
page 46 DA300006JM0 page 46 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
4019BD B
Date: Monday, February 28, 2011 Sheet 2 of 59
A B C D E
5 4 3 2 1
DESIGN CURRENT 0.1A +3VL
DESIGN CURRENT 0.1A +5VL
B+
Ipeak=5A, Imax=3.5A, Iocp min=7.9 DESIGN CURRENT 5A +5VALW
SUSP#
DESIGN CURRENT 2A +1.8VS
SY8033BDBC
SUSP
N-CHANNEL DESIGN CURRENT 4A +5VS
D D
SI4800 BCPWON
DESIGN CURRENT 0.5A +5VS_L_BCAS
P-CHANNEL
AO-3413
KB_LED
UP6182CQAG DESIGN CURRENT 400mA +5VS_LED
P-CHANNEL
AO-3413
+5VS
DESIGN CURRENT 300mA +3VS_HDP
LDO
G9191
ODD_EN#
DESIGN CURRENT 1.6A +5VS_ODD
P-CHANNEL
AO-3413
Ipeak=5A, Imax=3.5A, Iocp min=7.7 DESIGN CURRENT 5A +3VALW
WOL_EN#
P-CHANNEL DESIGN CURRENT 330mA +3V_LAN
AO-3413
SYSON
DESIGN CURRENT 0.2A +3V
P-CHANNEL
SUSP AO-3413
C C
N-CHANNEL DESIGN CURRENT 4A +3VS
SI4800 LCD_ENVDD
P-CHANNEL DESIGN CURRENT 1.5A +LCD_VDD
AO-3413
FELICA_PWR
DESIGN CURRENT 0.5A +FLICA_VCC
P-CHANNEL
AO-3413
DGPU_PWR_EN
DESIGN CURRENT 0.1A +3VS_DGPU
VR_ON P-CHANNEL
AO-3413
DESIGN CURRENT 94A +CPU_CORE
ISL95831HRTZ-T DESIGN CURRENT 33A +GFX_CORE
SUSP#
Ipeak=18A, Imax=12.6A, Iocp min=19.8 DESIGN CURRENT 15A +1.05VS_VCCP
RT8209BGQW
DGPU_PWR_EN#
N-CHANNEL DESIGN CURRENT 3A +1.05VS_DGPU
AO3416
VCCPPWRGD
B B
Ipeak=6A, Imax=4.2A, Iocp min=7 DESIGN CURRENT 6A +VCCSA
RT8209BGQW
SYSON
Ipeak=15A, Imax=10.5A, Iocp min=16.5 DESIGN CURRENT 10A +1.5V
RT8209BGQW SUSP
N-CHANNEL DESIGN CURRENT 2A +1.5V_CPU
FDS6676AS
SUSP
N-CHANNEL DESIGN CURRENT 2A +1.5VS
FDS6676AS
+3V
DESIGN CURRENT 1A +1.05V
APL5930KAI-TRG
SUSP or 0.75VR_EN#
DESIGN CURRENT 1.5A +0.75VS
G2992F1U
VGA_PWROK
A DESIGN CURRENT 11A A
N-CHANNEL +VRAM_1.5VS
FDS6676AS
SUSP#
Ipeak=24A, Imax=16.8A, Iocp min=32.14 DESIGN CURRENT 30A +VGA_CORE
TPS51218DSCR
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2011/01/31 Deciphered Date 2012/12/31 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
SCHEMATIC, MB A7211
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
B
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
4019BD
Date: Monday, February 28, 2011 Sheet 3 of 59
5 4 3 2 1
A B C D E
Platform SKU CPU PCH VGA
( O MEANS ON X MEANS OFF ) UMA(OPT@) Arrandale HM55@/HM57@ N/A
Voltage Rails
Discrete Clarksfield/
(DIS@) HM55@/HM57@/PM55@ N11P@/N11M@
+5VS Calpella Arrandale
+RTCVCC B+ +5VL +5VALW +1.5V
+3VS Optimus
+3VL +3VALW Arrandale HM55@/HM57@ N11P@/N11M@
+1.8VS (OPT@)
+VSB
power +1.5VS
1 plane +1.05VS
1
+0.75VS BTO Option Table
+CPU_CORE
+VGA_CORE Function HDMI CPU
+GFX_CORE
description HDMI Arrandale Clarksfield
+VTT
State Discrete/ Clarksfield with
+VRAM_1.5VS explain UMA Optimus COMMON CEC Arrandale Clarksfield S3 Power Saving
+3VS_DGPU
BTO IHDMI@ DHDMI@ HDMI@ CEC@ M1@ M3@ PSM3@
+1.05VS_DGPU
Function MINI PCI-E SLOT LAN Fingerprint Modem CIR KB Light
S0 description SLOT2 SLOT1 LAN Fingerprint Modem CIR KB Light
O O O O O O
explain 3G TV Tuner WIMAX 10/100M Giga Fingerprint Modem CIR KB Light
S1
O O O O O O
BTO 3G@ TV@ WIMAX@ 8105E@ 8111E@ FP@ MDC@ CIR@ KBL@
2 2
S3
O O O O O X
Function Felica BLUE TOOTH G-SENSOR SKU LVDS Camera & Mic
S5 S4/AC
O O O O X X
description Felica BLUE TOOTH G-SENSOR SKU 3D Panel Camera & Mic
S5 S4/ Battery only
O O O X X X explain Felica BLUE TOOTH G-SENSOR Discrete Optimus Discrete Optimus Camera & Mic
S5 S4/AC & Battery BTO FELICA@ BT@ GSENSOR@ DIS@ OPT@ 3D@ NO3D@ OPTFH@ CAM@
don't exist
O X X X X X
Function S3 Power Saving GPU
description S3 Power Saving N11P & N11E N11M
PCH SM Bus Address
explain No Power Saving Power Saving VRAM N11P N11E N11M-GE1 N11M-GE2 N11M-OP1
Power Device HEX Address NOPS@ PS@ 8PCS@ N11P@ N11E@ N11MGE1@ N11MGE2@ N11MOP@
BTO
+3VS DDR SO-DIMM 0 A0 H 1010 0000 b
3
+3VS DDR SO-DIMM 1 A4 H 1010 0100 b 3
Function Card reader New Card
+3VS Clock Generator D2 H 1101 0010 b
+3VS New Card description JMB385C/389C New Card
+3VS WLAN/WIMAX
explain JMB385C JMB389C New Card
+3VS Clock Generator
+3VS 3G BTO JMB385@ JMB389@ NEW@
SIGNAL
STATE SLP_S3# SLP_S4# SLP_S5#
EC SM Bus1 Address EC SM Bus2 Address
Full ON HIGH HIGH HIGH
Power Device HEX Address Power Device HEX Address S1(Power On Suspend) HIGH HIGH HIGH
+3VL Smart Battery 16 H 0001 0110 b +3VS PCH 96 H 1001 0110 b S3 (Suspend to RAM) LOW HIGH HIGH
+3VL HDMI-CEC 34 H 0011 0100 b +3VS NVIDIA GPU 9A H 1001 1010 b
S4 (Suspend to Disk) LOW LOW HIGH
+3VS G-Sensor 40 H 0100 0000 b
+3VS Light Sensor 52 H 0101 0010 b S5 (Soft OFF) LOW LOW LOW
4
Power Device HEX Address 4
G3 LOW LOW LOW
+3VL Cap. Sensor Virtual I2C
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2011/01/31 Deciphered Date 2012/12/31 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
SCHEMATIC, MB A7211
Size Document Number
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Rev
Custom B
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
4019BD
Date: Monday, February 28, 2011 Sheet 4 of 59
A B C D E
5 4 3 2 1
JCPUB
100 MHz
@ PROC_SELECT# A28 CLK_CPU_DMI Stuff R41 and R42 if do not support eDP
CLK_CPU_DMI <29>
MISC
BCLK
CLOCKS
1000P_0402_50V7K 2 1 C487 PM_DRAM_PWRGD_R H_SNB_IVB# C26 A27 CLK_CPU_DMI#
<32> H_SNB_IVB# SNB_IVB# BCLK# CLK_CPU_DMI# <29>
@ +1.05VS_VCCP
120 MHz
1000P_0402_50V7K 2 1 C488 H_PWRGOOD T1 PAD TP_SKTOCC# AN34 SKTOCC# CLK_CPU_DPLL
DPLL_REF_SSCLK A16
A15 CLK_CPU_DPLL# CLK_CPU_DPLL# R42 1 2 1K_0402_5%
DPLL_REF_SSCLK#
D CLK_CPU_DPLL R41 1 D
2 1K_0402_5%
T2 PAD H_CATERR# AL33 CATERR#
THERMAL
H_PECI AN33 R8 H_DRAMRST#
<44> H_PECI PECI SM_DRAMRST# H_DRAMRST# <7>
DDR3
MISC
+1.05VS_VCCP R450
<44,49> H_PROCHOT# 1 2 H_PROCHOT#_R AL32 PROCHOT# SM_RCOMP[0] AK1 SM_RCOMP_0 R1437 2 1 140_0402_1% DDR3 Compensation Signals
56_0402_5% A5 SM_RCOMP_1 R1438 2 1 25.5_0402_1% Layout Note:Place these
R47 SM_RCOMP[1]
2 1 62_0402_5% H_PROCHOT#
SM_RCOMP[2] A4 SM_RCOMP_2 R1439 2 1 200_0402_1% resistors near Processor
R14
<33> H_THERMTRIP# 1 2 H_THERMTRIP#_R AN32 THERMTRIP#
0_0402_5%
R51 2 1 10K_0402_5% H_PWRGOOD
AP29 PAD T3
PRDY# PAD T4
PREQ# AP27
AR26 XDP_TCK_R
TCK
PWR MANAGEMENT
XDP_TMS_R
JTAG & BPM
TMS AR27
<30> H_PM_SYNC H_PM_SYNC AM34 AP30 XDP_TRST#_R
PM_SYNC TRST#
AR28 XDP_TDI_R
TDI XDP_TDO_R
TDO AP26
<33> H_PWRGOOD H_PWRGOOD AP33 R36
UNCOREPWRGOOD
1 2 +3VS
1K_0402_5%
AL35 XDP_DBRESET#_R R11 1 @ 2 0_0402_5% XDP_DBRESET#
DBR# XDP_DBRESET# <30>
PM_SYS_PWRGD_BUF 1 2 PM_DRAM_PWRGD_R V8
C R454 130_0402_5% SM_DRAMPWROK C
AT28 PAD T8
BPM#[0] PAD T9
BPM#[1] AR29
AR30 PAD T10
BUF_CPU_RST# BPM#[2] PAD T44
AR33 RESET# BPM#[3] AT30
AP32 PAD T45
BPM#[4] PAD T46
BPM#[5] AR31
AT31 PAD T47
+3VALW BPM#[6] PAD T48
BPM#[7] AR32
+1.5V_CPU
1
C93
0.1U_0402_16V4Z