Text preview for : dell_d610_621.pdf part of Dell dell_d610_621 Dell Laptop D610 dell_d610_621.pdf
Back to : dell_d610_621.pdf | Home
1 2 3 4 5 6 7 8
AZEDA-INTEGRATED PWA: K3885, SCHEM: J3964
VER : 3A
A JM5B M/B PCB A
AC/BATT
PG 50 DC/DC
CONNECTOR CPU VR CLOCKS RESET CKT
RUN POWER
Dothan/Yonah +3V_SRC
+5VSUS
SW BATT
PG 43
SELECTOR PG 47 PG 45 PG 16 PG 42
PG 48 (478 Micro-FCPGA)
BATT PG 4,5
PG 44
CHARGER Panel Connector
PG 20
4X133MHZ LVDS
DVI
sDVO SI1362
Alviso
B B
PG 17
TVOUT I/O(S-Video)
400/533 MHZ DDR II
DDR-SODIMM1 PG 33
PG 14,15
1257 PCBGA
VGA VGA
400/533 MHZ DDR II
PG 6,7,8,9,10 PG 21
DDR-SODIMM2
PG 14,15 USB2.0 (P5,P7)
2 Rear Ports PG 29
DMI interface USB2.0 (P4,P6)
2 Right Side(I/O) PG 33
USB2.0 (P1)
PATA - HDD 88SA8040 SATA
33MHz PCI DOCKING
PG 22 PG 22 Q-SWITCH
ICH6-M PG 40 CONNECTOR
CARDBUS PCMCIA MINI-PCI
IDE 609 BGA PG 41
C Internal Media Bay PCI6515 CON. Wireless LAN C
CD-ROM PG 22 USB2.0 1 port(P0) PG 24 PG 24 PG 25
USB2.0 (P3)
AC97 PG 11,12,13 Bluetooth
USB2.0 (P2)
PG 32
PCIEx1
LPC
E-Switch I/O(RJ45/Magnetics)
BroadCom PI3L500
Lan(5751) PG 33
AUDIO MDC
PG 37 PG 38
PG 35,36 PG 26 SIO(Macallan 3)
256 Pins LBGA DOCK LPC
S/PDIF to Audio RJ11 to Tip
X-Bus
DOCK Jacks DOCK Ring PG 27,28
D
PG 41 PG 36 PG 41 PG 26 D
PS/2 QUANTA
IrDA Keyboard Serial Parallel
Touchpad/ Flash COMPUTER
Stick point Title
PG 39 PG 39 PG 28 PG 29 PG 32 PG 31 Schematic Block Diagram1
Size Document Number R ev
JM5B 1A
Date: , 29, 2004 Sheet 1 of 50
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
A A
Blank Page
B B
C C
D D
QUANTA
Title
COMPUTER
Size Document Number R ev
JM5B 1A
Date: , 29, 2004 Sheet 2 of 50
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
INDEX
Power & Ground
Pg# Description DNI LIST
Label Pg# Description Control Signal
1 Schematic Block Diagram 1
DC_IN+ AC ADAPTER (20V)
2 Blank Page
PBATT+ MAIN BATTERY + (10~17V)
3 Front Page
A A
PWR_SRC MAIN POWER (10~20V)
4-5 Dothan
RTC_PWR3_3V RTC & PCL POWER (3_3V)
6-10 Alviso
+12V +12V DRUNPWROK
11-13 ICH6
VHCORE CPU CORE POWER (1.25/1.15V) RUNPWROK
14-15 DDRII SO-DIMM(200P)
V1_2RUN AGTL+ POWER (1.2V) RUNPWROK
16 Clock Generator
17 CH7306/7
+3VRUN SLP_S3# CTRLD POWER RUN_ON
18-19 Blank Pages
+3VSUS SLP_S5# CTRLD POWER SUS_ON
20 LCD Conn. & SSP
+5VALW 8051 POWER (5V)
21 CRT & TV Conn.
+5VRUN SLP_S3# CTRLD POWER RUN_ON
22 SATA & IDE Conn.
B B
+5VSUS SLP_S5# CTRLD POWER SUS_ON
23 Screw Hole
+5VHDD HDD POWER (5V) HDDC_EN#
24 TI PIC6515
+5VMOD MODULE POWER (5V) MODC_EN#
25 Mini PCI Conn.
STRB#/5V EXTERNAL FDD POWER (5V) FDD/LPT#
26 MDC Conn.
+5VFAN1, +5VFAN2 FAN POWER (5V) FAN_OFF/ON#
27-28 SIO (LPC47N354)
VDDA AUDIO ANALOG POWER (5V) RUN_ON
29 SERIAL PORT & USB
1_8VSUS RESUME WELL IN ICH
30 PARALLEL CONN.
1_8VRUN SLP_S3# CTRLD POWER
31 Flash ROM
+3VALW 8051 POWER (3V)
32 TOUCH PAD & BLUE TOOTH
V1_5RUN AGP I/O POWER
C 33 Switch Board Conn. & LED C
34 FAN & Thermal
GND ALL PAGES DIGITAL GROUND
35-36 Audio CODEC (STAC9751) & Phone Jack
37-38 LOM (BCM5751), Switch
39 FIR GNDP CPU POWER GND
40-41 Docking Conn. & Q-Switch
CGNDP CHARGER GND
42 Power Good
43-44 Battery Selector & Charger DGNDP DC/DC POWER GND
45 CPU Power LANGND COMBO CONN GND
46 1.8V,0.9V,1.5V,1.05V
D 47 3VALW/5V/3V/Power ON D
48 RUN Power Switch QUANTA
49 VGA DC/DC
Title
COMPUTER
50 DCIN/Batt Conn. Index, DNI, Power & Ground
Size Document Number R ev
JM5B 1A
Date: , 29, 2004 Sheet 3 of 50
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
HD#[0..63] VTT
U6A HD#[0..63] 6
HA#[3..31] R199 56
6 HA#[3..31]
HA#3 P4 A19 HD#0 THERMTRIP# 1 2
HA#4 A3# D0# HD#1
HA#5
HA#6
U4
V3
A4#
A5#
Dothan D1#
D2#
A25
A22 HD#2
HD#3 IERR#
R186 56
R3 A6# D3# B21 1 2
HA#7 V2 A24 HD#4 R210 27.4/F
A7# D4#
A
HA#8
HA#9
W1
T4
A8# 1 OF 3 D5# B26
A21
HD#5
HD#6 CPUPWRGD
R185
1
200
2
TCK
TRST#
1
1
2
2
A
HA#10 A9# D6# HD#7
W2 A10# D7# B20
HA#11 Y4 C20 HD#8 R211 680
HA#12 A11# D8# HD#9
Y1 A12# D9# B24
HA#13 U1 D24 HD#10 +3VRUN +3VALW
HA#14 A13# D10# HD#11
AA3 A14# D11# E24
HA#15 Y3 C26 HD#12
HA#16 A15# D12# HD#13
AA2 A16# D13# B23
2
2
HA#17 AF4 E23 HD#14
HA#18 A17# D14# HD#15 R95 R90
AC4 A18# D15# C25
HA#19 AC7 H23 HD#16 1.5K_NC 330_NC
HA#20 A19# D16# HD#17 VTT
AC3 A20# D17# G25
HA#21 AD3 L23 HD#18
A21# D18#
1
1
HA#22 AE4 M26 HD#19
A22# D19# PROCHOT# 28
1
HA#23 AD2 H24 HD#20
A23# D20#
3
HA#24 AB4 F25 HD#21 R88
HA#25 A24# REQUEST DATA D21# HD#22
AC6 A25# D22# G24 56 2
HA#26 AD5 PHASE PHASE J23 HD#23
A26# D23#
3
HA#27 AE2 SIGNALS SIGNALS M23 HD#24 R87 Q19
A27# D24#
2
1
HA#28 AD6 J25 HD#25 CPU_PROCHOT# 2 1 2 Q18 RHU002N06_NC
HA#29 A28# D25# HD#26 3904_NC
AF3 A29# D26# L26
HA#30 AE1 N24 HD#27 330_NC
A30# D27#
1
HA#31 AF1 M25 HD#28
A31# D28# HD#29
D29# H26
N25 HD#30
D30# HD#31
D31# K25
U3 Y26 HD#32
6 HADSTB0# ADSTB0# D32#
6 HADSTB1# AE5 ADSTB1# D33# AA24 HD#33 ITP disable guidelines
T25 HD#34
D34# HD#35 Signal Resistor Value Connect To Resistor Placement
B
D35# U23 B
R2 V23 HD#36
6 HREQ#0 REQ0# D36# TDI 150 ohm +/- 5% VTT Within 2.0" of the CPU
P3 R24 HD#37
6 HREQ#1 REQ1# D37#
T2 R26 HD#38
6 HREQ#2 REQ2# D38# TMS 39 ohm +/- 5% VTT Within 2.0" of the CPU
P1 R23 HD#39
6 HREQ#3 REQ3# D39#
T1 AA23 HD#40
6 HREQ#4 REQ4# D40# TRST# 680 ohm +/- 5% GND Within 2.0" of the CPU
U26 HD#41
D41# HD#42
D42# V24
N2 ERROR U25 HD#43 TCK 27 ohm +/- 5% GND Within 2.0" of the CPU
6 ADS# ADS# D43#
SIGNALS V26 HD#44
D44# HD#45 TDO Open VTT Within 2.0" of the CPU
D45# Y23
AA26 HD#46
IERR# D46# HD#47 ITP_EN R268 Depop +3VRUN Close to CK410M Pin8
A4 IERR# D47# Y25
AB25 HD#48
D48# HD#49
6 HBREQ0# N4 BREQ0# D49# AC23
J3 ARBITRATION AB24 HD#50 Note: Populate R214, R216, C366, and R268 when ITP connector is populated.
6 BPRI# BPRI# D50#
L1 PHASE AC20 HD#51
6 BNR# BNR# D51#
J2 SIGNALS AC22 HD#52 VTT VTT
6 HLOCK# LOCK# D52#
AC25 HD#53
D53# HD#54
6
HIT# K3 HIT# D54# AD23
K4 SNOOP PHASE AE22 HD#55
6 HITM# HITM# D55#
1
1
1
1
L4 SIGNALS AF23 HD#56
6 DEFER# DEFER# D56#
AD24 HD#57 R215 R208 R212 R189
BPM0# D57# HD#58 54.9/F 54.9/F 39.2/F 150
C8 BPM0# D58# AF20
BPM1# B8 RESPONSE AE21 HD#59
BPM2# BPM1# PHASE D59# HD#60 JITP1 VTT +3VSUS
A9 BPM2# D60# AD21
2
2
2
2
BPM3# C9 SIGNALS AF25 HD#61
BPM3# D61# HD#62
6 HTRDY# M3 TRDY# D62# AF22
H1 AF26 HD#63 TDI 1 27
6 RS#0 RS0# D63# TDI VTT0
1
K1 TMS 2 28
C 6 RS#1 RS1# TMS VTT1 C
2
L2 TCK 5 26 C366 R213
6 RS#2 RS2# TCK VTAP
TDO 1 2 7 150
A20M# TRST# R214 22.6/F_NC 3 TDO .1U_10V_NC
11 A20M# C2 A20M# DSTBN0# C23 HDSTBN0# 6 TRST#
1
FERR# D3 PC C22
11 FERR# FERR# DSTBP0# HDSTBP0# 6
2
IGNNE# A3 COMPATIBILITY K24
11 IGNNE# IGNNE# DSTBN1# HDSTBN1# 6
CPUPWRGD E4 SIGNALS L24 CPURST# 1 2 12 25 DBR#
11 CPUPWRGD PWRGOOD DSTBP1# HDSTBP1# 6 RESET# DBR#
SMI# B4 W25 R216 22.6/F_NC 24
11 SMI# SMI# DSTBN2# HDSTBN2# 6 DBA#
DSTBP2# W24 HDSTBP2# 6
TCK A13 AE24 TCK 11
TCK DSTBN3# HDSTBN3# 6 FBO
TDO A12 DIAGNOSTIC AE25
TDO DSTBP3# HDSTBP3# 6
TDI C12 & TEST
TMS TDI BPM0#
C11 SIGNALS 16 HCLK_ITP# 8 23
TRST# TMS BCLKN BPM0# BPM1#
B13 TRST# DINV0# D25 HDBI0# 6 16 HCLK_ITP 9 BCLKP BPM1# 21
T6 PAD A16 J26 19 BPM2#
ITP_CLK0 DINV1# HDBI1# 6 BPM2#
T7 PAD A15 T24 10 17 BPM3#
ITP_CLK1 DINV2# HDBI2# 6 GND0 BPM3#
PREQ# B10 AD20 14 15 PR DY#
PREQ# DINV3# HDBI3# 6 GND1 BPM4#
PR DY# A10 16 13 PREQ#
DBR# PRDY# GND2 BPM5#
42 DBR# A7 DBR# DBSY# M2 DBSY# 6 18 GND3
DRDY# H2 DRDY# 6 20 GND4 NC0 4
11 INTR D1 LINT0 22 GND5 NC1 6
D4 EXECUTION
11 NMI LINT1
STPCLK# C6 CONTROL B14
11 STPCLK# STPCLK# BCLK1 HCLK_CPU# 16
CPUSLP# A6 SIGNALS B15
6,11 CPUSLP# SLP# BCLK0 HCLK_CPU 16
DPSLP# B7 ITP700_NC
G1: NC for Dothan and 11 DPSLP# DPSLP#
11 DPRSTP# G1 DPRSTP#
DPRSTP# for Yonah
THERMDA B18 B5 CPUINIT#
34 THERMDA THERMDA INIT# CPUINIT# 11
THERMDC A18
34 THERMDC THERMDC
B11 CPURST#
RESET# CPURST# 6
D TH