Text preview for : Z96Jm_REV_1.0.pdf part of asus Z96Jm_REV_1.0 asus Z96Jm_REV_1.0.pdf



Back to : Z96Jm_REV_1.0.pdf | Home

5 4 3 2 1




Option CPU CLOCK GEN
GDDR2 16Mx16 x4
P.28 YONAH MEROM
31W P.4~534W
ICS 954310 P.39
Z96Jm
D D


GDDR2 16Mx16 x4 PSB THERMAL CONTROLP.37
P.29
667MHz


LCDP.33
PCI-E
NORTH DDR2
DDR2 SO-DIMM0
ATI X16 BRIDGE P.20~22
CRTP.32
M56P Intel 945PM DDR2
DDR2 SO-DIMM1
TV-OUT P.24~30 P.7~13
P.35



x4 DMI
C

Debug Conn. PATA HDD C

P.72
P.70
PATA
ODD
LPC P.72
TPM 1.2 P.76 SOUTH
INFINEON SLB9635 SATA
BRIDGE SATA HDD P.72
ICH7-M AZALIA AUDIO AMP
ISA ROM
EC AZALIA CODEC P.57

P.64 ITE IT8510E P.59 Realtek ALC882 P.56
EXT MIC P.57
P.15~18

Internal KB Touch Pad MDC INT MIC1 P.57
P.60 P.60 P.45

B
PCI B
PCIE x1
4 in 1 Card ESATA
ReaderP.51 Card Reader USB
1394 PCIE x1

1394
Ricoh MINICARD P.47
P.50 R5C832 P.49

PCIE x1
NEWCARD P.52



USB Port X4 P.62



LAN PCI Bluetooth P.78
A
Realtek A
RTL8110SBL P.44

CMOS CameraP.57


Title : Block Diagram
ASUSTek Computer INC. Engineer: Alan Chu
Size Project Name Rev
Custom Z96Jm 1.0
Date: Monday, August 21, 2006 Sheet 1 of 91
5 4 3 2 1
5 4 3 2 1




EC GPIO SETTING ICH7-M GPIO SETTING
Z96J EC
Pin Pin Name Signal Name Type Default Default Pin Pin Name Signal Name Type Default
32 PWM0/GPA0 / GPI 48 GPH0 VSUS_ON O L GPI
Pin Pin Name Signal Name Type Power_Well Default
AB18 GPIO00/BM_BUSY# PM_BMBUSY# I Core(To:3.3V) GPI
33 PWM1/GPA1 FAN_PWM O H GPI 54 GPH1 VSUS_GD# I H GPI
C8 GPIO01/REQ5# PCI_REQ#5 I/O Core(To:5V) GPI
36 PWM2/GPA2 CLK_PWRSAVE# O GPI 55 GPH2 CPUPWR_GD# I H GPI
G8 GPIO02/PIRQE# PCI_INTE# I(OD) Core(To:5V) GPI
37 PWM3/GPA3 / GPI 69 GPH3 PM_PWRBTN# O H GPI
F7 GPIO03/PIRQF# PCI_INTF# I(OD) Core(To:5V) GPI
D 38 PWM4/GPA4 CHG_LED_UP# O H GPI 70 GPH4 SUSC_ON O L GPI D
F8 GPIO04/PIRQG# PCI_INTG# I(OD) Core(To:5V) GPI
39 PWM5/GPA5 PWR_LED_UP# O H GPI 75 GPH5 SUSB_ON O L GPI
G7 GPIO05/PIRQH# PCI_INTH# I(OD) Core(To:5V) GPI
40 PWM6/GPA6 / O GPI 76 GPH6 CPU_VRON O L GPI
AC21 GPIO06 NC I/O Core(To:3.3V) GPI
43 PWM7/GPA7 LCD_BACKOFF# O H GPI 105 GPH7 PM_RSMRST# O L GPI
AC18 GPIO07 WLAN_BT_LED_EN#O Core(To:3.3V) GPI
153 RXD/GPB0 NUM_LED O L GPI 148 GPI0 ICH7_PWROK O L GPI
E21 GPIO08 EXTSMI# I SUS(To:3.3V) GPI
154 TXD/GPB1 CAP_LED O L GPI 149 GPI1 / O GPI
E20 GPIO09 SATA_DET#0 I/O SUS(To:3.3V) GPI
162 GPB2 SCRL_LED O L GPI 152 GPI2 MCHOK I L GPI
A20 GPIO10 WLAN_ON# O SUS(To:3.3V) GPI
163 SMCLK0/GPB3 SMB0_CLK SMCLK0 GPI 155 GPI3 CHG_EN# O H GPI
B23 SMBALERT#/GPIO11 SMB_ALERT# I/O SUS(To:3.3V) Native
164 SMDAT0GPB4 SMB0_DAT SMDAT0 GPI 156 GPI4 PRECHG O L GPI
F19 GPIO12 KBC_SCI# I SUS(To:3.3V) GPI
5 GA20/GPB5 A20GATE GA20 GPO 168 GPI5 BAT_LL# O H GPI
E19 GPIO13 TP I/O SUS(To:3.3V) GPI
6 KBRST#/GPB6 RC_IN# KBRST# KBRST# 174 GPI6 BAT_LEARN O L GPI
R4 GPIO14 NC I/O SUS(To:3.3V) GPI
165 GPB7 / I GPI 93 ADC8 KID0 I
E22 GPIO15 CB_SD# I/O SUS(To:3.3V) GPI
47 CLKOUT/GPC0 / O GPI 94 ADC9 KID1 I
AC22 GPIO16/DPRSLPVR PM_DPRSLPVR O Core(To:3.3V) Native
169 SMCLK1/GPC1 SMB1_CLK SMCLK1 GPI 101 DAC2 BL_PWM_DA O
D8 GPIO17/GNT5# PCI_GNT#5 I/O Core(To:3.3V) GPO
170 SMDAT1/GPC2 SMB1_DAT SMDAT1 GPI 102 DAC3 BATSEL_2P# O
AC20 GPIO18/STP_PCI# STP_PCI# O Core(To:3.3V) GPO
C 171 GPC3 MAIL_LED O L GPI C
AH18 GPIO19/SATA1GP NC O Core(To:3.3V) GPI
172 TMRI0/WUI2/GPC4 / I GPI
AF21 GPIO20/STP_CPU# STP_CPU# O Core(To:3.3V) GPO
175 GPC5 OP_SD# O H GPI
AE19 GPIO21/SATA0GP NC I/O Core(To:3.3V) GPI
176 TMRI1/WUI3/GPC6 BAT_IN_OC# I H GPI
A13 GPIO22/REQ4# PCI_REQ#4 I/O Core(To:3.3V) Native
1 CK32KOUT/GPC7 / GPI
AA5 LDRQ1#/GPIO23 TP I/O Core(To:3.3V) Native
26 RI1#/WUI0/GPD0 SUSB# I GPI
R3 GPIO24 NC I/O SUS(To:3.3V) GPO
29 RI2#/WUI1/GPD1 SUSC# I GPI
SM-Bus Device SM-Bus Address D20 GPIO25 NC I/O SUS(To:3.3V) GPO
30 LPCRST#/WUI4//GPD2 PLT_RST# LPCRST LPCRST
Clock Generator 1101001x ( D2 ) A21 GPIO26/EL_RSVD NC I/O SUS(To:3.3V) GPO
31 ECSCI#/GPD3 EXT_SCI# ECSCI# H GPI
SO-DIMM 0 1010000x ( A0 ) B21 GPIO27/EL_STATE0 PD_DET# I/O SUS(To:3.3V) GPO
41 GPD4 RF_ON_SW# O H GPI
SO-DIMM 1 1010001x ( A2 ) E23 GPIO28/EL_STATE1 NC I/O SUS(To:3.3V) GPO
42 GINT/GPD5 / GPI
Thermal Sensor 0100110X ( 98 ) C3 GPIO29/OC#5 USB_OC#5 I/O SUS(To:3.3V) Native
62 TACH0/GPD6 FAN0_TACH TACH0 GPI
A2 GPIO30/OC#6 NEWCARD_OC# I SUS(To:3.3V) Native
63 TACH1/GPD7 / GPI
B3 GPIO31/OC#7 USB_OC#7 I/O SUS(To:3.3V) Native
87 ADC4/GPE0 DISTP_SW# I GPI
AG18 GPIO32/CLKRUN# PM_CLKRUN# O Core(To:3.3V) GPO
88 ADC5/GPE1 / GPI
AC19 GPIO33/AZ_DOCK_EN# BT_ON# O Core(To:3.3V) GPO
89 ADC6/GPE2 EMAIL_SW# I GPI
B U2 GPIO34/AZ_DOCK_RST# NC I/O Core(To:3.3V) GPO B
90 ADC7/GPE3 EXPLORE_SW# I GPI
AD21 GPIO35 NC I/O Core(To:3.3V) GPO
2 PWRSW/GPE4 PWR_SW# PWRSW GPI
AH19 GPIO36/SATA2GP NC I/O Core(To:3.3V) GPI
44 WUI5/GPE5 / GPI
AE19 GPIO37/SATA3GP PCB_ID0 I Core(To:3.3V) GPI
24 LPCPD#/WUI6/GPE6 LID_EC# I GPI
AD20 GPIO38 PCB_ID1 I Core(To:3.3V) GPI
25 CLKRUN#/WUI7/GPE7 / GPI
AE20 GPIO39 PCB_ID2 I Core(To:3.3V) GPI
110 PS2CLK0/GPF0 / GPI
A14 GNT4#/GPIO48 PCI_GNT#4 I/O Core(To:3.3V) Native
111 PS2DAT0/GPF1 / GPI
AG24 GPIO49/CPUPWRGD H_PWRGD O V_CPU_IO Native
114 PS2CLK1/GPF2 / GPI
115 PS2DAT1/GPF3 / GPI
116 PS2CLK2/GPF4 TP_CLK PS2CLK2 GPI
117 PS2DAT2/GPF5 TP_DAT PS2DAT2 GPI
118 PS2CLK3/GPF6 / GPI
119 PS2DAT3/GPF7 INTERNET# I GPI
113 FA16/GPG0 FA16 FA16 GPI
112 FA17/GPG1 FA17 FA17 GPI
A A
104 FA18/GPG2 FA18 FA18 GPI
103 FA19/GPG3 / GPI
PCI Device IDSEL# REQ/GNT# Interrupts
3 FA20/GPG4 THRM_CPU# I H GPI
4 FA21/GPG5 / GPI
27 LPC80HL/GPG6 PMTHERM# O H GPI
CARD READER AD17 0 B Title : <br> 1394 AD17 0 A ASUSTek Computer INC. Engineer: Alan Chu<br> 28 LPC80LL/GPG7 AC_APR_UC# I H GPI<br> LAN AD23 2 C Size Project Name Rev<br> Custom Z96Jm 1.0<br> Date: Monday, August 21, 2006 Sheet 2 of 91<br> 5 4 3 2 1<br> 5 4 3 2 1<br><br><br><br><br>D D<br> U1A U1B<br> [7] H_A#[16:3] [7] H_D#[15:0] H_D#32 H_D#[47:32] [7]<br> H_A#3 J4 H1 H_D#0 E22 AA23<br> A[3]# ADS# H_ADS# [7] D[0]# D[32]# H_D#33<br> H_A#4 L4 E2 H_D#1 F24 AB24<br> A[4]# BNR# H_BNR# [7] +VCCP D[1]# D[33]# H_D#34<br> H_A#5 M3 G5 H_D#2 E26 V24<br> A[5]# BPRI# H_BPRI# [7] D[2]# D[34]# H_D#35<br> H_A#6 K5 H_D#3 H22 V26<br> A[6]# D[3]# D[35]#<br><br><br><br><br> DATA GRP 2<br> H_A#7 M1 H5 H_D#4 F23 W25 H_D#36<br> A[7]# DEFER# H_DEFER# [7] D[4]# D[36]#<br><br><br><br><br> 1<br> ADDR GROUP 0<br><br><br><br><br> DATA GRP 0<br> H_A#8 N2 F21 H_D#5 G25 U23 H_D#37<br> A[8]# DRDY# H_DRDY# [7] D[5]# D[37]# H_D#38<br> H_A#9 J1 E1 R1 H_D#6 E25 U25<br> H_A#10 A[9]# DBSY# H_DBSY# [7] D[6]# D[38]# H_D#39<br> N3 56Ohm H_D#7 E23 U22<br> H_A#11 A[10]# H_D#8 D[7]# D[39]# H_D#40<br> P5 A[11]# BR0# F1 H_BR0# [7] K24 D[8]# D[40]# AB25<br> H_A#12 P2 H_D#9 G24 W22 H_D#41<br> H_A#13 A[12]# H_IERR# H_D#10 D[9]# D[41]# H_D#42<br><br><br><br><br> 2<br> L1 A[13]# IERR# D20 J24 D[10]# D[42]# Y23<br> H_D#43<br><br><br><br><br> CONTROL<br> H_A#14 P4 B3 H_D#11 J23 AA26<br> A[14]# INIT# H_INIT# [15] D[11]# D[43]# H_D#44<br> H_A#15 P1 H_D#12 H26 Y26<br> H_A#16 A[15]# H_D#13 D[12]# D[44]# H_D#45<br> R1 A[16]# LOCK# H4 H_LOCK# [7] F26 D[13]# D[45]# Y22<br> L2 H_D#14 K22 AC26 H_D#46<br> [7] H_ADSTB#0 ADSTB[0]# D[14]# D[46]# H_D#47<br> B1 H_D#15 H25 AA24<br> [7] H_REQ#[4:0] H_REQ#0 RESET# H_CPURST# [7] D[15]# D[47]#<br> K3 REQ[0]# RS[0]# F3 H_RS#0 [7] [7] H_DSTBN#0 H23 DSTBN[0]# DSTBN[2]# W24 H_DSTBN#2 [7]<br> H_REQ#1 H2 F4 G22 Y25<br> REQ[1]# RS[1]# H_RS#1 [7] [7] H_DSTBP#0 DSTBP[0]# DSTBP[2]# H_DSTBP#2 [7]<br> H_REQ#2 K2 G3 J26 V23<br> H_REQ#3 REQ[2]# RS[2]# H_RS#2 [7] [7] H_DINV#0 DINV[0]# DINV[2]# H_DINV#2 [7]<br> J3 REQ[3]# TRDY# G2 H_TRDY# [7]<br> H_REQ#4 L5 REQ[4]# [7] H_D#[31:16] H_D#48 H_D#[63:48] [7]<br> G6 H_D#16 N22 AC22<br> [7] H_A#[31:17] HIT# H_HIT# [7] D[16]# D[48]# H_D#49<br> H_A#17 Y2 E4 H_D#17 K25 AC23<br> A[17]# HITM# H_HITM# [7] D[17]# D[49]# H_D#50<br> H_A#18 U5 H_D#18 P26 AB22<br> H_A#19 A[18]# HBPM0# H_D#19 D[18]# D[50]# H_D#51<br> R3 A[19]# BPM[0]# AD4 R23 D[19]# D[51]# AA21<br> ADDR GROUP 1<br><br><br><br><br> H_A#20 W6 AD3 HBPM1# H_D#20 L25 AB21 H_D#52<br> A[20]# BPM[1]# D[20]# D[52]#<br><br><br><br><br> DATA GRP 1<br><br> DATA GRP 3<br> H_A#21 U4 AD1 HBPM2# R1.01 H_D#21 L22 AC25 H_D#53<br> XDP/ITP SIGNALS<br><br><br><br><br> H_A#22 A[21]# BPM[2]# HBPM3# H_D#22 D[21]# D[53]# H_D#54<br> H_A#23<br> Y5<br> U2<br> A[22]# BPM[3]# AC4<br> AC2 HBPM4# AGTL+ I/O H_D#23<br> L23<br> M23<br> D[22]# D[54]# AD20<br> AE22 H_D#55<br> A[23]# PRDY# D[23]# D[55]#<br>C<br> H_A#24 R4 A[24]# PREQ# AC1 H_PREQ# +VCCP Voltage H_D#24 P25 D[24]# D[56]# AF23 H_D#56 C<br><br> H_A#25 H_TCK H_D#25 H_D#57<br> H_A#26<br> T5<br> T3<br> A[25]# TCK AC5<br> AA6 H_TDI CPU Reference H_D#26<br> P22<br> P23<br> D[25]# D[57]# AD24<br> AE21 H_D#58<br> A[26]# TDI D[26]# D[58]#<br><br><br><br><br> 1<br> H_A#27 W3 A[27]# TDO AB3 H_TDO Debug +VCCP<br> H_D#27 T24 D[27]# D[59]# AD21 H_D#59<br> H_A#28 W5 AB5 H_TMS R2 H_D#28 R24 AE25 H_D#60<br> H_A#29 Y4<br> A[28]# TMS<br> AB6 H_TRST# Port 56Ohm H_D#29 L26<br> D[28]# D[60]#<br> AF25 H_D#61<br> H_A#30 A[29]# TRST# TPC26T 1 T2 H_D#30 D[29]# D[61]# H_D#62<br> W2 A[30]# DBR# C20 T25 D[30]# D[62]# AF22<br><br><br><br><br> 1<br> H_A#31 Y1 H_D#31 N24 AF26 H_D#63<br> A[31]# H_PROCHOT R3 D[31]# D[63]#<br><br><br><br><br> 2<br> [7] H_ADSTB#1 V4 ADSTB[1]# PROCHOT# D21 [7] H_DSTBN#1 M24 DSTBN[1]# DSTBN[3]# AD23 H_DSTBN#3 [7]<br> A24 1KOhm N25 AE24<br> THERMDA H_THERMDA [37] [7] H_DSTBP#1 DSTBP[1]# DSTBP[3]# H_DSTBP#3 [7]<br> A6 A25 1% M26 AC20<br> THERM<br><br><br><br><br> [15] H_A20M# A20M# THERMDC H_THERMDC [37] [7] H_DINV#1 DINV[1]# DINV[3]# H_DINV#3 [7]<br> [15] H_FERR# A5 FERR# GTL_REF H_COMP0<br><br><br><br><br> 2<br> [15] H_IGNNE# C4 IGNNE# THERMTRIP# C7 PM_THRMTRIP# [8,15] AD26 GTLREF COMP[0] R26<br> MISC H_COMP1<br> COMP[1] U26 AGTL+ I/O Buffer<br><br><br><br><br> 1<br> D5 U1 H_COMP2<br> [15] H_STPCLK# STPCLK# COMP[2]<br> R4 R5 1 1KOhm /X H_COMP3 Compensation<br> HCLK<br><br><br><br><br> [15] H_INTR C6 LINT0 2 C26 TEST1 COMP[3] V1<br> B4 A22 2KOhm<br> [15] H_NMI LINT1 BCLK[0] CLK_CPU_BCLK [39]<br> A3 A21 1% R6 2 1 51.1Ohm D25 E5<br> [15] H_SMI# SMI# BCLK[1] CLK_CPU_BCLK# [39] TEST2 DPRSTP# H_DPRSTP# [15]<br> DPSLP# B5 H_DPSLP# [15]<br><br><br><br><br> 2<br> AA1 RSVD[1] DPWR# D24 H_DPWR# [7]<br> AA4 T22 GND CPU_BSEL0 B22 D6<br> RSVD[2] RSVD[12] [39] CPU_BSEL0 CPU_BSEL1 BSEL[0] PWRGOOD H_PWRGD [15]<br> AB2 RSVD[3] GND [39] CPU_BSEL1 B23 BSEL[1] SLP# D7 H_CPUSLP# [7,15]<br> AA3 CPU_BSEL2 C21 AE6<br> RSVD[4] [39] CPU_BSEL2 BSEL[2] PSI# PM_PSI# [80]<br> RESERVED<br><br><br><br><br> M4<br> N5<br> RSVD[5] RSVD[13] D2<br> F6<br> Default Strapping When Not Used BCLK FSB BSEL2BSEL1BSEL0 SOCKET478P<br> RSVD[6] RSVD[14]<br> T2 RSVD[7] RSVD[15] D3<br> +VCCP<br> V3 RSVD[8] RSVD[16] C1 133 533 L L H<br> B2 RSVD[9] RSVD[17] AF1<br> H_PREQ# R7 2 56Ohm /X 166 667 L H H<br> C3 RSVD[10] RSVD[18] D22<br> C23 H_TDO R8<br> 1<br> 1 2 56Ohm /X AGTL+ I/O Buffer Compensation<br> RSVD[19]<br>B B25 RSVD[11] RSVD[20] C24 B<br> <br/><br/><br/> <!-- Ezoic - Search Break Responsive - top_of_page --> <div id="ezoic-pub-ad-placeholder-110"> <script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script> <!-- Preview Manual Leaderboard Responsive --> <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-2156279550025329" data-ad-slot="6566435862" data-ad-format="auto" data-full-width-responsive="true"></ins> <script> (adsbygoogle = window.adsbygoogle || []).push({}); </script> </div> <!-- End Ezoic - Search Break Responsive - top_of_page --> <!-- Global site tag (gtag.js) - Google Analytics --> <script async src="https://www.googletagmanager.com/gtag/js?id=UA-2001630-7"></script> <script> window.dataLayer = window.dataLayer || []; function gtag(){dataLayer.push(arguments);} gtag('js', new Date()); gtag('config', 'UA-2001630-7'); </script> </body> </html>