Text preview for : ASUS_A6J.pdf part of asus ASUS_A6J asus ASUS_A6J.pdf



Back to : ASUS_A6J.pdf | Home

5 4 3 2 1




Power On Sequence
A6Jc/m Block Diagram
PAGE ?



CPU VCORE FAN + SENSOR
D
SYSTEM PWR
PAGE 50
CPU PAGE 4
D



PAGE ?

YONAH-2M
PAGE 2,3
BAT & CHARGER
PAGE ?
VGACore FSB CLOCK GEN
PAGE 55
667MHz PAGE5




LVDS & INV
Nvidia MCH-M DDR2 Dual Channel DDR2
PAGE 18

G72M-V
PCI-E 16X Calistoga SO-DIMM X 2

C
CRT & TV OUT 945PM PAGE 20,21,22
C
PAGE 19
PAGE
12,13,14,15,16,17
PAGE 6,7,8,9,10,11
DMI interface
Realtek
DVI 10/100/1000 LAN
PAGE 19 RTL8111B
PAGE 31,32


PCI-E
BIOS LPC 33MHz GoLan
FWH ICH7-M MINI-CARD
PAGE 42 802.11 a/b/g
Azalia PAGE 39
AUDIO DJ KEY
PCI 33MHz
PAGE 54
PCMCIA
KBC38857 PAGE
23,24,25,26
PAGE 37
B
INSTANT KEY B
PAGE 30
PAGE 54 CardBus 1394
R5C841
PAGE 38
PAGE 36
IDE
USB
CARD READER
Azalia Codec HDD USB 2.0 PAGE 38
ALC880 CON X4
PAGE 27,28,29 PAGE 33
PAGE 41



MDC Header ODD
Bluetooth
PAGE 40 PAGE 33
USB
PAGE 42



Camera
A
USB A



PAGE 18



Title : BLOCK DIAGRAM
ASUSTeK COMPUTER INC
Engineer: Marco Chen
Size Project Name Rev
Custom A6Jc 2.1
Date: Thursday, January 19, 2006 Sheet 1 of 63
5 4 3 2 1
5 4 3 2 1




H_D#[0..63] 6
U201A
6 H_A#[16..3] +VCCP_AGTL+
H_A#3 J4 H1
A[3]# ADS# H_ADS# 6 U201B
D H_A#4 L4 E2 D
A[4]# BNR# H_BNR# 6
H_A#5 M3 G5 H_D#0 E22 AA23 H_D#32
A[5]# BPRI# H_BPRI# 6 D[0]# D[32]#
H_A#6 K5 H_D#1 F24 AB24 H_D#33
H_A#7 A[6]# R203 H_D#2 D[1]# D[33]# H_D#34
M1 A[7]# DEFER# H5 H_DEFER# 6 E26 D[2]# D[34]# V24




ADDR GROUP 0
H_A#8 N2 F21 56Ohm H_D#3 H22 V26 H_D#35
A[8]# DRDY# H_DRDY# 6 D[3]# D[35]#




DATA GRP 2
H_A#9 J1 E1 r0402 H_D#4 F23 W25 H_D#36
A[9]# DBSY# H_DBSY# 6 D[4]# D[36]#




DATA GRP 0
H_A#10 N3 H_D#5 G25 U23 H_D#37
H_A#11 A[10]# H_D#6 D[5]# D[37]# H_D#38
P5 A[11]# BR0# F1 H_BR0# 6 E25 D[6]# D[38]# U25
H_A#12 P2 H_D#7 E23 U22 H_D#39
H_A#13 A[12]# H_IERR# H_D#8 D[7]# D[39]# H_D#40
L1 D20 K24 AB25




CONTROL
H_A#14 A[13]# IERR# H_D#9 D[8]# D[40]# H_D#41
P4 A[14]# INIT# B3 H_INIT# 23 G24 D[9]# D[41]# W22
H_A#15 P1 H_D#10 J24 Y23 H_D#42
H_A#16 A[15]# H_D#11 D[10]# D[42]# H_D#43
R1 A[16]# LOCK# H4 H_LOCK# 6 J23 D[11]# D[43]# AA26
L2 H_D#12 H26 Y26 H_D#44
6 H_ADSTB#0 ADSTB[0]# D[12]# D[44]#
B1 H_D#13 F26 Y22 H_D#45
6 H_REQ#[4..0] H_REQ#0 RESET# H_CPURST# 6 D[13]# D[45]#
K3 F3 H_D#14 K22 AC26 H_D#46
H_REQ#1 REQ[0]# RS[0]# H_RS#0 6 D[14]# D[46]#
H2 F4 H_D#15 H25 AA24 H_D#47
REQ[1]# RS[1]# H_RS#1 6 D[15]# D[47]#
H_REQ#2 K2 G3 H23 W24
H_REQ#3 REQ[2]# RS[2]# H_RS#2 6 6 H_DSTBN#0 DSTBN[0]# DSTBN[2]# H_DSTBN#2 6
J3 REQ[3]# TRDY# G2 H_TRDY# 6 6 H_DSTBP#0 G22 DSTBP[0]# DSTBP[2]# Y25 H_DSTBP#2 6
H_REQ#4 L5 J26 V23
REQ[4]# 6 H_DINV#0 DINV[0]# DINV[2]# H_DINV#2 6
6 H_A#[31..17] HIT# G6 H_HIT# 6
H_A#17 Y2 E4
A[17]# HITM# H_HITM# 6
H_A#18 U5 H_D#16 N22 AC22 H_D#48
H_A#19 A[18]# H_D#17 D[16]# D[48]# H_D#49
R3 A[19]# BPM[0]# AD4 K25 D[17]# D[49]# AC23
ADDR GROUP 1




H_A#20 W6 AD3 H_D#18 P26 AB22 H_D#50
A[20]# BPM[1]# D[18]# D[50]#
XDP/ITP SIGNALS


H_A#21 U4 AD1 H_D#19 R23 AA21 H_D#51
H_A#22 A[21]# BPM[2]# T202 +VCCP_AGTL+ H_D#20 D[19]# D[51]# H_D#52
Y5 A[22]# BPM[3]# AC4 L25 D[20]# D[52]# AB21




DATA GRP 1

DATA GRP 3
H_A#23 U2 AC2 TPC28T H_D#21 L22 AC25 H_D#53
H_A#24 A[23]# PRDY# R211 @ 56Ohm H_D#22 D[21]# D[53]# H_D#54 Layout Note:


1
R4 A[24]# PREQ# AC1 L23 D[22]# D[54]# AD20
H_A#25 T5 AC5 R209 56Ohm H_D#23 M23 AE22 H_D#55
H_A#26 A[25]# TCK R205 56Ohm H_D#24 D[23]# D[55]# H_D#56
Comp0,2 connect with Z0=27.4 ohm,
C
T3 A[26]# TDI AA6 P25 D[24]# D[56]# AF23 C
H_A#27 W3 AB3 R210 @ 56Ohm H_D#25 P22 AD24 H_D#57 make trace length shorter than 0.5".
H_A#28 A[27]# TDO R207 56Ohm GND H_D#26 D[25]# D[57]# H_D#58
W5 A[28]# TMS AB5 P23 D[26]# D[58]# AE21 Comp1,3 connect with Z0=54.9 ohm,
H_A#29 Y4 AB6 R208 56Ohm H_D#27 T24 AD21 H_D#59
H_A#30 A[29]# TRST# R219 1 +VCCP_AGTL+ D[27]# D[59]# make trace length shorter than 0.5".
W2 A[30]# DBR# C20 2 0Ohm SYS_RST# 25,34
H_D#28 R24 D[28]# D[60]# AE25 H_D#60
H_A#31 Y1 @ H_D#29 L26 AF25 H_D#61
A[31]# H_D#30 D[29]# D[61]# H_D#62
6 H_ADSTB#1 V4 ADSTB[1]# PROCHOT# D21 H_PROCHOT_S# 4,17,30 T25 D[30]# D[62]# AF22




2
A24 H_D#31 N24 AF26 H_D#63
THERMDA CPU_THRM_DA 4 D[31]# D[63]#
THERM




A6 A25 R214 M24 AD23
23 H_A20M# A20M# THERMDC CPU_THRM_DC 4 6 H_DSTBN#1 DSTBN[1]# DSTBN[3]# H_DSTBN#3 6
A5 1KOhm N25 AE24
23 H_FERR# FERR# 1% 6 H_DSTBP#1 DSTBP[1]# DSTBP[3]# H_DSTBP#3 6
23 H_IGNNE# C4 IGNNE# THERMTRIP# C7 PM_THRMTRIP# 7,23 6 H_DINV#1 M26 DINV[1]# DINV[3]# AC20 H_DINV#3 6
r0402
GTL_REF H_COMP0 R201 27.4Ohm 1%




1
23 H_STPCLK# D5 STPCLK# AD26 GTLREF COMP[0] R26 1 2
MISC H_COMP1 R202 54.9Ohm 1%
HCLK




23 H_INTR C6 LINT0 COMP[1] U26 1 2
B4 A22 U1 H_COMP2 R217 1 2 27.4Ohm 1%
23 H_NMI LINT1 BCLK[0] CLK_CPU_BCLK 5 COMP[2]
A3 A21 r0402 1 R204 2 1KOhm @ C26 V1 H_COMP3 R216 1 2 54.9Ohm 1% GND
23 H_SMI# SMI# BCLK[1] CLK_CPU_BCLK# 5 TEST1 COMP[3]




2
T213 1 TPC28T AA1 1 R215 2 51Ohm D25 E5
RSVD[1] TEST2 DPRSTP# H_DPRSTP# 23,50
T210 1 TPC28T AA4 T22 R213 B5
RSVD[2] RSVD[12] DPSLP# H_DPSLP# 23
T209 1 TPC28T AB2 A2 2KOhm GND D24
RSVD[3] RSVD[A2] DPWR# H_DPWR# 6
T212 1 TPC28T AA3 1% B22 D6
RSVD[4] 5 CPU_BSEL0 BSEL[0] PWRGOOD H_PWRGD 23
T206 TPC28T T204 1 TPC28T
RESERVED




1 M4 RSVD[5] RSVD[13] D2 5 CPU_BSEL1 B23 BSEL[1] SLP# D7
T205 TPC28T




1
1 N5 RSVD[6] RSVD[14] F6 5 CPU_BSEL2 C21 BSEL[2] PSI# AE6 H_CPUSLP# 6,23
T214 1 TPC28T T2 D3
RSVD[7] RSVD[15] PM_PSI# 50
T208 1 TPC28T V3 C1 GND SOCKET479P
T207 TPC28T RSVD[8] RSVD[16]
1 B2 RSVD[9] RSVD[17] AF1
T211 1 TPC28T C3 D22 BCLK FSB BSEL2 BSEL1 BSEL0
RSVD[10] RSVD[18]
RSVD[19] C23
B25 RSVD[11] RSVD[20] C24
133 533 L L H
B
SOCKET479P 166 667 L H H B




T216
H_CPURST# 1 TPC28T
PROCHOT# is not supported T215
H_ADS# 1 TPC28T
+VCCP_AGTL+ +VCCP_AGTL+

+VCCP_AGTL+ +VCCP

JP201 H_PROCHOT_S# 1 R212 2 H_PWRGD 1 R218 2
1 2 75Ohm 200Ohm @ 1%

SHORT_PIN

2.5A
S/W doesn't define it yet.




A A







Title : YONAH CPU (1)
ASUSTeK COMPUTER INC Engineer: Charles Lee
Size Project Name Rev
Custom A6Jc 2.1
Date: Thursday, January 19, 2006 Sheet 2 of 63
5 4 3 2 1
5 4 3 2 1




YUNAH FSB667 YUNAH FSB667
LFM TYP HFM Min Typ Max
U201D Vcc Core Decoupling Caps
VCC 1.14V 1.2V 1.356V VCCP 0.997V 1.05V 1.102V
A4
A8
VSS[1]
VSS[2]
VSS[82]
VSS[83]
P6
P21 +VCORE Place these on bottom
C4 C3 C0 Min Typ Max A11
A14
VSS[3] VSS[84] P24
R2
side.
ICC 0.9A 7.59A 27A ICCP 2.5A VSS[4] VSS[85]
A16 VSS[5] VSS[86] R5




1




1




1
A19 VSS[6] VSS[87] R22 + + +
A23 VSS[7] VSS[88] R25
A26 T1 CE301 CE302 CE303
VSS[8] VSS[89] 330UF/2.5V 330UF/2.5V 330UF/2.5V
B6 VSS[9] VSS[90] T4




2




2




2
D B8 T23 D
VSS[10] VSS[91]
B11 VSS[11] VSS[92] T26
+VCORE +VCORE B13 U3 GND GND GND
U201C VSS[12] VSS[93]
B16 VSS[13] VSS[94] U6
A7 VCC[1] VCC[68] AB20 B19 VSS[14] VSS[95] U21
A9 VCC[2] VCC[69] AB7 B21 VSS[15] VSS[96] U24
A10 VCC[3] VCC[70] AC7 B24 VSS[16] VSS[97] V2




1




1




1




1




1




1




1




1




1




1
A12 AC9 C5 V5 C303 C312 C334 C317 C314 C310 C320 C328 C308 C326
VCC[4] VCC[71] VSS[17] VSS[98]
A13 VCC[5] VCC[72] AC12 C8 VSS[18] VSS[99] V22
A15 AC13 C11 V25 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V
VCC[6] VCC[73] VSS[19] VSS[100]




2




2




2




2




2




2




2




2




2




2
A17 VCC[7] VCC[74] AC15