Text preview for : SONY VAIO MS12 MBX-149 - REV 2.0.pdf part of Sony SONY VAIO MS12 MBX-149 - REV 2.0 Sony Notebook SONY VAIO MS12 MBX-149 - REV 2.0.pdf
Back to : SONY VAIO MS12 MBX-149 - | Home
5 4 3 2 1
Schematics Page Index (Title / Revision / Change Date)
Page Title of Schematics Page Rev. Date Page Title of Schematics Page Rev. Date
01 Schematics Page Index 2.0 06'07'14 36 SATA HDD/CD-ROM 2.0 06'07'14
02 Block Diagram 2.0 06'07'14 37 EC+KBC 2.0 06'07'14
03 Yonah(HOST BUS) 1/2 2.0 06'07'14 38 Flash ROM/XBUS 2.0 06'07'14
D
04 Yonah(HOST BUS) 2/3 2.0 06'07'14 39 LED/LID SW#/Touch PAD 2.0 06'07'14 D
05 Yonah(Power/Gnd) 3/3 2.0 06'07'14 40 Mini-PCIE Card 2.0 06'07'14
06 CALISTOGA (HOST) 1/7 2.0 06'07'14 41 FAN/Bluetooth 2.0 06'07'14
07 CALISTOG (DMI) 2/7 2.0 06'07'14 42 EXPRESS/CAM/OIDE 2.0 06'07'14
08 CALIST (GRAPHIC) 3/7 2.0 06'07'14 43 AUDIO(CODEC & POWER) 2.0 06'07'14
09 CALISTOGA (DDRII) 4/7 2.0 06'07'14 44 AUDIO( AMP & HP & SPK) 2.0 06'07'14
10 CALIST (POWER,VCC) 5/7 2.0 06'07'14 45 AUDIO( EXTMIC&PHONE OUT) 2.0 06'07'14
11 CALIST (VCC CORE) 6/7 2.0 06'07'14 46 AUDIO (MUTE & INTMIC) 2.0 06'07'14
12 CALIST (VSS) 7/7 2.0 06'07'14 47 AUDIO (PHONE OUT) 2.0 06'07'14
13 DDRII(SO-DIMM_0) 1/3 2.0 06'07'14 48 PCI (PCI BUS) 2.0 06'07'14
14 DDRII(SO-DIMM_1) 2/3 2.0 06'07'14 49 PCI ( ILINK) 2.0 06'07'14
15 DDRII(Termination) 3/3 2.0 06'07'14 50 PCI (MS-DUO/MDC) 2.0 06'07'14
16 VGA(PCI-E/STRAP) 1/8 2.0 06'07'14 51 PCI ( PCMCIA) 2.0 06'07'14
17 VGA(PCI-E/STRAP) 2/8 2.0 06'07'14 52 USB2.0/DOCKING CONN. 2.0 06'07'14
18 VGA(GDDR) 3/8 2.0 06'07'14 53 USB HUB 2.0 06'07'14
C C
19 VGA(POWER) 4/8 2.0 06'07'14 54 LAN (82562GT) 2.0 06'07'14
20 VGA(POWER) 5/8 2.0 06'07'14 55 Power Design Diagram 2.0 06'07'14
21 VGA(POWER) 6/8 2.0 06'07'14 56 DCIN&Charger 2.0 06'07'14
22 VGA(MULTIUSE) 7/8 2.0 06'07'14 57 SYS Power (+3_3V/+5V) 2.0 06'07'14
23 VGA(LVDS/VDAC ) 8/8 2.0 06'07'14 58 SYS Power(+1_5V/+1_05V) 2.0 06'07'14
24 VRAM(GDDR) 1/5 2.0 06'07'14 59 DDR2 Power(+1_8V/+0_9V) 2.0 06'07'14
25 VRAM(GDDR) 2/5 2.0 06'07'14 60 CPU_Vcore ---MAX8771 2.0 06'07'14
26 VRAM(POWERBYPASS) 3/4 2.0 06'07'14 61 Others power plan 2.0 06'07'14
27 VRAM(POWERBYPASS) 4/4 2.0 06'07'14 62 OVP protection 2.0 06'07'14
28 LVDS 2.0 06'07'14 63 VGA POWER(+1_1V/ +1_2V) 2.0 06'07'14
29 CRT 2.0 06'07'14 64 CLOCK GEN 2.0 06'07'14
30 S-VIDEO/Semi-PnP 2.0 06'07'14 65 HOLE 2.0 06'07'14
31 ICH7-M( PCI/USB ) 1/5 2.0 06'07'14 66 History ( 1 ) 2.0 06'07'14
32 ICH7-M( LPC,IDE,SATA )2/5 2.0 06'07'14 67 History ( 2 ) 2.0 06'07'14
B 33 ICH7-M( GPIO) 3/5 2.0 06'07'14 B
34 ICH7-M( POWER) 4/5 2.0 06'07'14
35 ICH7-M( GND) 5/5 2.0 06'07'14
P. Leader Check by Design by
A A
HON HAI Precision Ind. Co., Ltd.
Project Code & Schematics Subject: MS12 Main Board PCB P/N: 1P-0067100-8M11(FUBAI) FOXCONN
Title
Index Page
CCPBG - R&D Division
1P-0067200-8M11(NAN YA)
Size Document Number Rev
1P-0067500-8M11(HANSTAR) A3 MS12-1-01 ( MBX-149 ) 2.0
Date: Thursday, July 20, 2006 Sheet 1 of 66
5 4 3 2 1
1 2 3 4 5 6 7 8
S-OUT
MBX-149(CALISTOGA PM/GM+Gfx Block Diagram)
PAGE 30
nVIDIA
CPU Clock Gen.
LVDS Yonah X,TAL
A WSXGA+ S-OUT/LVDS/VGA/COMPOSITE/DVI 5 G73M ICS9LPR321BKLF 14.318MHZ A
PAGE 28 GDDR Video-RAM Processor MLF64
VGA 8Mx32bx4pcs Micro-FCBGA-478 PAGE 64
D-type-15p (Socket 478 -pin Micro FCPGA)
PAGE 16~27
PAGE 29 4 SO-DIMM 0
PAGE 3~5
Ext. Mic In 400/533/667
S-OUT/LVDS/VGA/COMPOSITE FSB
Jack
400/533/667 MHZ MHZ
PAGE 45
PCIE X16
DDR(II) 200 pin
HEAD PAGE 13
PHONE 4 North Bridge
JACK SO-DIMM 1
PAGE 45 Calistoga 400/533/667 MHZ
400/533/667
CXD9872R 945GM/GML/PM
LM4863MTE 400/533/667 MHZ
DVI/VGA/ Codec MHZ
Int. Speaker AZALIA uFCBGA
S-OUT/ DDR(II) 200 pin
1.0 Walt x 2
COMPOSITE PAGE 44 PAGE 43 PAGE 6~12
B
PAGE 44 PAGE 14 B
Line in / Line out / SPDIF
X4 DMI USB 2.0
MDC 1.5 (Direct Media Interface)
RJ11 USB2.0 3 CONN.X3
Modem PAGE 51
12 pin
PAGE 49 PCIE + USB2.0
PCMCIA Express Card
Conn. 33MHZ, 3.3V PCI BUS South Bridge PCIE PAGE 42
PAGE 50
TI PCI8412 LCI ICH7-M
CardBus USB2.0 Mini-Card
Docking MS DUO
652 BGA
CardReader PCIE
Connector USB2.0 PAGE 40
PAGE 49 i.LINK PAGE 31~35
PCIE
CAM(0.3M)
i.LINK GHK 288 LPC PAGE 42
C
PAGE 47 PAGE 47~50 C
Intel 10/100
USB 1.1
IDE ATA 100
SATA 3Gb/s
Pulse
Ethernet ENE KB3910SFC1 HUB
82562GT PAGE 53
RJ45 H0068NLT
SSOP-48 EC+KBC
PAGE 53 PAGE 53 LQFP-176
Gigabit Ethernet Bluetooth USB1.1
USB2.0 PATA SATA PAGE 41
PAGE 37
2 ODD HDD
PWM PAGE 36 PAGE 36
PAGE 54 Oide USB1.1
XBUS
Symbol ahead of value
for NC components
BOM configuration SMB Channel 1 PAGE 42
G72M/G73M GM_
Symbol ahead of value /GML
for NC components G72M/G73M
PS/2 SMB Channel 2
/GM
GML_ Thermal Sensor Thermal Sensor
BOTH NC_ Hynix NVS_ F75384M F75383M
FAN Lid Switch
945PM + CA_
8Mx32 Flash BIOS BATT CONN. (CPU/GMCH) (VGA)
D
G72M and & LED Touchpad uSOP-8 uSOP8 D
NV72M/73M
Hynix 8Mx32 NV73S_ 1MB
NV_ PAGE 41 PAGE 42 PAGE 39 PAGE 38 PAGE 60 PAGE 2 PAGE 22
945GM/GML
945PM+G73M_A2
945PM+G72M or GM/GML NV7273B01_
or GM/GML NV73_ HON HAI Precision Ind. Co., Ltd.
945PM+G73M_A2 945PM+G73M_B01
Modify for MP 07/11
FOXCONN
Title Block Diagram
CCPBG - R&D Division
/G73M_B01 NV72_ /G72M NV73A02_
or GM/GML or GM/GML Size Document Number Rev
Custom MS12-1-01 ( MBX-149 ) 2.0
Date: Friday, July 14, 2006 Sheet 2 of 66
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
4,5,6,10,32,34,37,61,62 +1_05VRUN
U1A
6 H_A#[31..3]
H_A#3 J4 H1
A[3]# ADS# H_ADS# 6
H_A#4 L4 E2
A[4]# BNR# H_BNR# 6
H_A#5 M3 G5
A[5]# BPRI# H_BPRI#
H_A#6 K5 A[6]#
1
ADDR GROUP 0
H_A#7 M1 H5
A[7]# DEFER# H_DEFER#
H_A#8 N2 F21 R1
A[8]# DRDY# H_DRDY# 6
H_A#9 J1 E1
A[9]# DBSY# H_DBSY# 6
H_A#10 N3 56_J
H_A#11 A[10]#
A P5 F1 H_BREQ#0 6 0402 A
2
H_A#12 A[11]# BR0#
P2 A[12]#
H_A#13 H_IERR#
CONTROL
L1 A[13]# IERR# D20
H_A#14 P4 B3
A[14]# INIT# H_INIT# 32
H_A#15 P1
H_A#16 A[15]#
R1 A[16]# LOCK# H4 H_LOCK# 6
6 H_ADSTB#0 L2 ADSTB[0]# H_CPURST# 6
B1 4,5,6,10,32,34,37,61,62 +1_05VRUN
6 H_REQ#[4..0] RESET# H_RS#[2..0] 6
H_REQ#0 K3 F3 H_RS#0
H_REQ#1 REQ[0]# RS[0]# H_RS#1
H2 REQ[1]# RS[1]# F4
H_REQ#2 K2 G3 H_RS#2
H_REQ#3 REQ[2]# RS[2]#
J3 REQ[3]# TRDY# G2 H_TRDY#
H_REQ#4 L5 0402 150_J R2
REQ[4]# XDP_TDI
6 H_A#[31..3] HIT# G6 H_HIT# 6 2 1
H_A#17 Y2 E4
A[17]# HITM# H_HITM# 6
H_A#18 U5 0402 39_J R3
H_A#19 A[18]# XDP_BPM#0 XDP_TMS
R3 A[19]# BPM[0]# AD4 1 30MIL TP1 2 1
ADDR GROUP 1
H_A#20 W6 AD3 XDP_BPM#1 1
A[20]# BPM[1]# 30MIL TP2
Layout note: H_A#21 U4 AD1 XDP_BPM#2 1
A[21]# BPM[2]# 30MIL TP3
H_A#22 Y5 AC4 XDP_BPM#3 1
no stub on A[22]# BPM[3]# 30MIL TP4
XDP/ITP SIGNALS
H_A#23 U2 AC2 XDP_BPM#4 1
A[23]# PRDY# 30MIL TP5
H_STPCLK# H_A#24 R4 AC1 XDP_BPM#5 1 0402 27_J R5
A[24]# PREQ# 30MIL TP6
H_A#25 T5 AC5 XDP_TCK XDP_TCK 1 2
H_A#26 A[25]# TCK XDP_TDI
T3 A[26]# TDI AA6
H_A#27 W3 AB3 XDP_TDO 1 30MIL TP276 0402 680_J R6
H_A#28 A[27]# TDO XDP_TMS XDP_TRST#
W5 A[28]# TMS AB5 05/04 2 1
H_A#29 Y4 AB6 XDP_TRST#
H_A#30 A[29]# TRST# A0206
W2 A[30]# DBR# C20 1 30MIL TP568
H_A#31 Y1 Debug port not used .
B A[31]# PROCHOT# B
6 H_ADSTB#1 V4 D21
THERM
ADSTB[1]# PROCHOT#
A24 H_THERMDA resistors close to CPU.
THERMDA H_THERMDC
H_A20M# A6 A20M# THERMDC A25
H_FERR# A5 FERR#
C4 C7 PM_THRMTRIP#
H_IGNNE# IGNNE# THERMTRIP# PM_THRMTRIP#
R7
1 0_J 2 H_STPCLK#_R D5 PM_THRMTRIP#
32 H_STPCLK# STPCLK#
0402 C6
H_INTR LINT0 should connect to
H CLK
H_NMI B4 LINT1 BCLK[0] A22 CLK_CPU_BCLK 64
32 H_SMI# A3 SMI# BCLK[1] A21 CLK_CPU_BCLK# 64 ICH7-M and GMCH
1 TP_A32# AA1
without T-ing (No
TP7 30MIL RSVD[01]
1 TP_A33# AA4 T22 TP_EXTBREF 1 stub)
TP8 30MIL RSVD[02] RSVD[12] 30MIL TP9
1 TP_A34# AB2
TP10 30MIL RSVD[03]
1 TP_A35# AA3
TP11 30MIL RSVD[04]
TP_A36# TP_SPARE0
RESERVED
TP12 30MIL 1 M4 RSVD[05] RSVD[13] D2 1 30MIL TP13
1 TP_A37# N5 F6 TP_SPARE1 1
TP14 30MIL RSVD[06] RSVD[14] 30MIL TP15
1 TP_A38# T2 D3 TP_SPARE2 1
TP16 30MIL RSVD[07] RSVD[15] 30MIL TP17
1 TP_A39# V3 C1 TP_SPARE3 1
TP18 30MIL RSVD[08] RSVD[16] 30MIL TP19
1 TP_APM0# B2 AF1 TP_SPARE4 1
TP20 30MIL RSVD[09] RSVD[17] 30MIL TP21
1 TP_APM1# C3 D22 TP_SPARE5 1 +3VRUN W/S:10/10 (microstrip)
TP22 30MIL RSVD[10] RSVD[18] 30MIL TP23
C23 TP_SPARE6 1
RSVD[19] 30MIL TP24
1 TP_HFPLL B25 C24 TP_SPARE7 1
TP25 30MIL RSVD[11] RSVD[20] 30MIL TP26
CPU_478P FOX_PZ47823-2743-01
A#[32-39], APM#[0-1]:
1
Leave escape routing
2
2
2
place close to thermal sensor R1116
on for future
1
C R8 R9 R10 C
functionality 4.7K_J C1 4.7K_J 2.2K_J 2.2K_J
H_THERMDA 0402 0.1U_16V_M_B 0402 0402 0402
2
2
0402
1
1
1
1
C2
2200P_50V_K_B U2
0402 1 8 SMB_THRM_CLK 22,37
2
VCC SCL
ICH7M's GPIO12: VIL---> -0.5V ~ 0.8V 2 D+ SDA 7 SMB_THRM_DATA 22,37
VIH---> 2.0V ~ 3.3+0.5V H_THERMDC 3 6
4,5,6,10,32,34,37,61,62 +1_05VRUN D- ALERT# PM_THRM#
YONAH's PROCHOT#: VIL---> -0.1V ~ 0.3*VCCP 4 THERM# GND 5
VIH---> 0.7*VCCP ~ VCCP+0.1 37 OVT_EC# 1 2 R_OVT_EC#
R12 0402 0_J F75384M
SM bus Address :
1
1001101 = 9A
+3VRUN R1117
32,37,38,39,57 +ECVCC For F75384M
68_J Place Thermal-Sensor near
1
0402
2
CPU & GMCH.
1
R1118 PROCHOT#
R15
3
2.2K_J 47K_J
0402 D
0402
2
ECRST# 37
A0205 1 Q70 3 2
G S Q3
3