Text preview for : LG_42PQ20_Block_Diagram_[SCH].pdf part of LG LG 42PQ20 Block Diagram [SCH] LG Monitor LG_42PQ20_Block_Diagram_[SCH].pdf
Back to : LG_42PQ20_Block_Diagram_[ | Home
Y-SUS DRIVE WAVEFORM 42PQ20 CIRCUIT INTERCONNECT DIAGRAM
VR601
V Set-Up (Ramp)
Y-SUS TP P811 P813
4mS
180V A M5 (9,10) Pin Label STBY Run No Load
+ 5V
- Va (6,7) 1, 2 17V 0V 17V 17V Z-SUS
0V 3, 4 Gnd Gnd Gnd Gnd
Vs (1,2) R502
5, 6 12V 0V 12V 12V
V Set-Down B 7, 8 Gnd Gnd Gnd Gnd P2
VR401 VA Adj
192us + 5us
- P201 Y-SUS and P811 SMPS VS Adj Pin Label STBY Run
9, 10 9, 10 5V 5V 5V
Pin Label STBY Run 1 Z SUS Dn 0V 0.79V
P201
11, 12 11, 12 5V 5V 5V
FPC
50VAC rms 100uS 528V P/P 1 Vs 0V *193V 2 Z SUS Up 0V 0.13V
2 Vs 0V
13, 14 13, 14 Gnd Gnd Gnd R901 3 Z ER Up 0V 0.19V
*193V
Connect Scope between Waveform TP on Y-Drive and Gnd 3 nc nc nc 15, 16 15, 16 Gnd Gnd Gnd/nc 4 Z ER Dn 0V 0.4V
4 Gnd 0V 0V 17 5V Det 0V 5V 5V 5 Z Bias 0V 1.9V
5 Gnd 0V 0V 18 AC Det 4.6V 4.6V 5V 6 Z Enable 0V 0.8V
Y-SUSTAIN 6 Va 0V *60V 19 RL On 0V 3.73V 0V 7 Z Ramp Dn 0V 1.9V 41V (AC) rms 400us 200Vp/p
P201 SMPS PCB 8 Gnd Gnd Gnd
7 Va 0V *60V 20 Vs On 0V 3.2V 0V
POWER SUPPLY
P202
8 Gnd 0V 0V 9 Gnd Gnd Gnd
FPC
FS202 21 M5 On 0V 3.26V 0V
10
Waveform
9 M5V 0V 5V +5V 0V 4.9V
(VS) 22 Auto Gnd 0V 0V 5V Z-SUSTAIN P6
250V 4A 10 M5V 0V 5V 11 +15V 0V 16.9V
*Variable according to Panel Label
23 Stby5V 5V 5V 5V 12 +15V 0V 16.9V
Glass
24 Key On 0V 0V 5V
P206
FPC
P813
Pin Label STBY Run
SC101 A/C IN
TP 1 er com 0V *94.9V Z-SUS
P203
P101
No IPMs
2 er com 0V *94.9V SMPS Test