Text preview for : Compal_LA-6032P.pdf part of Compal Compal LA-6032P Compal Compal_LA-6032P.pdf
Back to : Compal_LA-6032P.pdf | Home
A B C D E
1 1
Compal confidential
2
Thin & Light 2
NDU01/NDU11 LA-6032P REV 1.0 Schematics Document
Mobile AMD ASB2/RS880M/SB820M
2010-03-22 Rev. 1.0
3 3
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
2008/04/14 2009/04/14 Title
Issued Date Deciphered Date Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
http://hobi-elektronika.net DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-6032P 1.0
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Tuesday, March 23, 2010 Sheet 1 of 45
A B C D E
A B C D E
Thermal Sensor Clock Generator
Compal Confidential Fan Control AMD ASB2 CPU
Memory BUS(DDRIII) ADM1032ARMZ page 7 SLG8SP626 page 16
page 5 Dual Channel
Model Name : NDU01(11.3)-S/NDU11(13.6)-M BGA-812 Package 1.5V DDRIII 800MHZ
200pin DDRIII-SO-DIMM X2
File Name : LA-6032P page 5,6,7,8
page 9,10
BANK 0, 1, 2, 3
1 Hyper Transport Link 2.6GHz 1
16X16
FUJIN OZ600FJ1
5IN1 5IN1
page 30
CRT
page 17
ATI PCIe port 1 page 30
PCIeMini Card
LCD Conn. WLAN (Slot 1)
page 18
RS880M PCIe 4x PCIe Port 2
1.5V 2.5GHz(250MB/s) USB Port 8 page 26
HDMI Conn. RTL8105E RJ45
page 19 LAN 10/100M page 17
PCIe port 3 page 27
page 11,12,13,14,15
2 PCIeMini Card 2
A-Link Express II WWAN / 3G (Slot2)
4X PCI-E
USB Port 10 for 3G card
page 26
USB/B Right
USB port 0,1
page 29
SATA port 0 SATA HDD0
USB
5V 480MHz
ATI 5V 1.5GHz(150MB/s) page 25
BT conn Int. Camera
USB port 6 USB port 9
page 29 page 18 SB820M
SATA port 3
5V 1.5GHz(150MB/s)
eSATA
USB port 2 page 25
page 20,21,22,23,24 5V 480MHz
3
SPI ROM 3
page 34
HD Audio 3.3V 24.576MHz/48Mhz
LPC BUS
RTC CKT. Right USB&Audio/B 3.3V 33 MHz
HDA Codec
page 20
LS-6031P page 29 ALC259Q
Debug Port ENE KB926 D3 page 28
RJ45&VGA/B page 32 page 31
Power On/Off CKT. LS-6032P page 17
page 33
HD/B
SPI ROM GSENSOR Int.
DC/DC Interface CKT. LS-6033P page 25 Int.KBD MIC CONN MIC CONN HP CONN SPK CONN
page 32 page 32 page 32 page 18 page 29 page 29 page 29
page 34 LED/B
LS-6034P page 33
Power Circuit DC/DC Touch Pad BTN/B Touch Pad BTN/B EC G-Sensor Controller
4 4
page 37,38,39.40 SMBUS R5F211B4D34SP
41,42,43,44 LS-6035P(13.3) page 33 LS-6037P(11.6) page 33 page 32
PWR BTN
LS-6036P page 33
Security Classification
2008/04/14
Compal Secret Data
2009/04/14 Title
Compal Electronics, Inc.
Issued Date Deciphered Date
Block Diagram
http://hobi-elektronika.net
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-6032P 1.0
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Tuesday, March 23, 2010 Sheet 2 of 45
A B C D E
A B C D E
DESIGN CURRENT 0.1A +3VL
B+ DESIGN CURRENT 0.1A +5VL
DESIGN CURRENT 4.5A +5VALW
SUSP
N-CHANNEL DESIGN CURRENT 2A +5VS
SI4800BDY
+5VS
1 1
DESIGN CURRENT 300mA +3VS_HDP
LDO
G9191
SUSP#
DESIGN CURRENT 1.5A +1.8VS
MP2121DQ
TPS51125RGER
DESIGN CURRENT 1A +3VALW
SUSP
N-CHANNEL DESIGN CURRENT 4A +3VS
SI4800BDY
ENVDD
P-CHANNEL DESIGN CURRENT 1.0A +LCD_VDD
AO-3413
BT_PWR#
DESIGN CURRENT 180mA +BT_VCC
P-CHANNEL
AO-3413
2 2
WOL_EN#
DESIGN CURRENT 500mA +3V_LAN
P-CHANNEL
AO-3413
DESIGN CURRENT 300mA +2.5VS
LDO
APL5508
POK
DESIGN CURRENT 0.3A +1.1VALW
RT8209BGQW VGATE#
N-CHANNEL DESIGN CURRENT 6.5A +1.1VS
IRF8113PBF
VLDT_EN#
N-CHANNEL DESIGN CURRENT 7.6A +NB_CORE
IRF8113PBF
3 3
VR_ON
DESIGN CURRENT 15A +CPU_CORE0
ISL6265 DESIGN CURRENT 2A +VDDNB
SYSON
DESIGN CURRENT 7A +1.5V
RT8209BGQW SUSP
N-CHANNEL DESIGN CURRENT 1A +1.5VS
IRF8113PBF
SUSP
LDO DESIGN CURRENT 0.5A +0.75VS
G2992F1U
VR_ON#
LDO DESIGN CURRENT 1.5A +0.9V
G2992F1U
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
2008/04/14 2009/04/14 Title
Issued Date Deciphered Date Power Map
http://hobi-elektronika.net
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Custom LA-5381P 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Tuesday, March 23, 2010 Sheet 3 of 45
A B C D E
A B C D E
Symbol Note : For 11.6 and 13.3 DAZ
O MEANS ON X MEANS OFF ZZZ
Voltage Rails
: means Digital Ground : means Analog Ground
PCB-MB
@ : means just reserve , no build K125 mean 1.7G CPU K325 mean 1.3G CPU
+5VS K625R3@ : means just for 1.5G CPU
1 U1 K125R1@ U1 K325R1@ 1
+3VS K125R3@ : means just for 1.7G CPU
power K125 CPU K325 CPU
plane +2.5VS K325R3@ : means just for 1.3G CPU
+1.8VS K625R1@ : means just for 1.5G CPU K625 mean 1.7G CPU K125 mean 1.7G CPU K325 mean 1.3G CPU
+1.5VS K125R1@ : means just for 1.7G CPU U1 K625R3@ U1 K125R3@ U1 K325R3@
+1.1VS K125 CPU K125 CPU K325 CPU
B+ +5VALW +1.5V K325R1@ : means just for 1.3G CPU
+0.9VS M@ : means just reserve for 13.3 control
+3VL +3VALW
+0.75VS S@ : means just reserve for 11.6 control RS880M SB820M
+5VL +1.1VALW +NB_CORE
State GSENSOR@ : means just reserve for G sensor part
+RTCVCC +VDDNB U5 RS880MR3@ U7 SB820MR3@
RS880M SB820M
+CPU_CORE_0 1ST@ : means just reserve 1st G sensor IC
1STGSENSOR@ : means just reserve 1st G sensor IC
2ND@ : means just reserve 2nd G sensor IC
2NDGSENSOR@ : means just reserve 2nd G sensor IC
NOSIDE@ : means just reserve NOSIDE
S0 SIDE@ : means just reserve SIDE port
O O O O
RS880MR1@ : means just for RS880MR1
S1 RS880MR3@ : means just for RS880MR3
2
O O O O 2
SB820MR1@ : means just for SB820MR1
S3 SB820MR3@ : means just for SB820MR3
O O O X
S5 S4/AC
O O X X
S5 S4/ Battery only
O X X X
S5 S4/AC & Battery
don't exist X X X X
SB SM Bus1 Address SB SM Bus2 Address
Power Device HEX Address Power Device HEX Address
3 3
+3VS DDR SO-DIMM 0 A0 H 1010 0000 b +3VALW WLAN/WIMAX
+3VS DDR SO-DIMM 1 A4 H 1010 0100 b
+3VS Clock Generator D2 H 1101 0010 b
SMBUS Control Table
CPU
SOURCE BATT SODIMM CLK LCD HDMI
THERMAL GEN WLAN DDC DDC G-sensor
I / II
SENSOR ROM ROM
EC_SMB_CK1
KB926
EC_SMB_DA1 V
EC_SMB_CK2
KB926
EC SM Bus1 Address EC SM Bus2 Address EC_SMB_DA2 V V
I2C_CLK
RS880M
Power Device HEX Address Power Device HEX Address I2C_DATA V
DDC_CLK0
+3VL Smart Battery 16 H 0001 011X b +3VS CPU_ADM1032-1 98 H 1001 100X b RS880M
DDC_DATA0 V
+3VS G-Sensor SCL0
SB820
4
SDA0 V V 4
SCL1
SB820
SDA1 V
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/04/14 Deciphered Date 2009/04/14 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Notes List
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
http://hobi-elektronika.net DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom LA-6032P 1.0
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Tuesday, March 23, 2010 Sheet 4 of 45
A B C D E
A B C D E
1 1
H_CADIP[0..15] H_CADOP[0..15]
11 H_CADIP[0..15] H_CADOP[0..15] 11
H_CADIN[0..15] H_CADON[0..15]
11 H_CADIN[0..15] H_CADON[0..15] 11
2 2
U1A
H_CADIP15 W7 AB6 H_CADOP15
H_CADIN15 L0_CADIN_H15 L0_CADOUT_H15 H_CADON15
W6 L0_CADIN_L15 L0_CADOUT_L15 AB5
H_CADIP14 U6 AB9 H_CADOP14
H_CADIN14 L0_CADIN_H14 L0_CADOUT_H14 H_CADON14
U5 AB8
H_CADIP13 L0_CADIN_L14 L0_CADOUT_L14 H_CADOP13
R7 AC7
H_CADIN13 L0_CADIN_H13 L0_CADOUT_H13 H_CADON13
R6 AC6
H_CADIP12 L0_CADIN_L13 L0_CADOUT_L13 H_CADOP12
P6 AE6
H_CADIN12 L0_CADIN_H12 L0_CADOUT_H12 H_CADON12
P5 AE5
H_CADIP11 L0_CADIN_L12 L0_CADOUT_L12 H_CADOP11
L6 AE9
H_CADIN11 L0_CADIN_H11 L0_CADOUT_H11 H_CADON11
L5 AE8
H_CADIP10 L0_CADIN_L11 L0_CADOUT_L11 H_CADOP10
J6 AH3
H_CADIN10 L0_CADIN_H10 L0_CADOUT_H10 H_CADON10
J5 AH4
H_CADIP9 L0_CADIN_L10 L0_CADOUT_L10 H_CADOP9
H4 AK3
H_CADIN9 L0_CADIN_H9 L0_CADOUT_H9 H_CADON9
H3 AK4
H_CADIP8 L0_CADIN_L9 L0_CADOUT_L9 H_CADOP8
G6 AH1
H_CADIN8 L0_CADIN_H8 L0_CADOUT_H8 H_CADON8
G5 AH2
L0_CADIN_L8 L0_CADOUT_L8
HT LINK
H_CADIP7 T3 Y1 H_CADOP7
H_CADIN7 L0_CADIN_H7 L0_CADOUT_H7 H_CADON7
T4 Y2
H_CADIP6 L0_CADIN_L7 L0_CADOUT_L7 H_CADOP6
T2 Y4
H_CADIN6 L0_CADIN_H6 L0_CADOUT_H6 H_CADON6
T1 Y3
H_CADIP5
H_CADIN5
P3
P4
L0_CADIN_L6
L0_CADIN_H5
L0_CADIN_L5
L0_CADOUT_L6
L0_CADOUT_H5
L0_CADOUT_L5
AB1
AB2
H_CADOP5
H_CADON5
FAN Control Circuit
H_CADIP4 P2 AB4 H_CADOP4
H_CADIN4 L0_CADIN_H4 L0_CADOUT_H4 H_CADON4
P1 AB3
H_CADIP3 L0_CADIN_L4 L0_CADOUT_L4 H_CADOP3 +5VS
M2 AD4
H_CADIN3 L0_CADIN_H3 L0_CADOUT_H3 H_CADON3
M1 AD3
H_CADIP2 L0_CADIN_L3 L0_CADOUT_L3 H_CADOP2
K3
L0_CADIN_H2 L0_CADOUT_H2
AF1 1A
3 H_CADIN2 H_CADON2 3
K4 AF2
H_CADIP1 L0_CADIN_L2 L0_CADOUT_L2 H_CADOP1
K2 AF4
L0_CADIN_H1 L0_CADOUT_H1
1
H_CADIN1 K1 AF3 H_CADON1 @
H_CADIP0 L0_CADIN_L1 L0_CADOUT_L1 H_CADOP0
H2 AK1
H_CADIN0 L0_CADIN_H0 L0_CADOUT_H0 H_CADON0 1SS355_SOD323-2
H1 AK2 2
L0_CADIN_L0 L0_CADOUT_L0 D1
H_CLKIP1 M8 AF6 H_CLKOP1 C1 JFAN1 @
2
11 H_CLKIP1 H_CLKIN1 L0_CLKIN_H1 L0_CLKOUT_H1 H_CLKOP1 11
11 H_CLKIN1 M7 AF5 H_CLKON1 H_CLKON1 11
10U_0805_10V6K +FAN1 1
L0_CLKIN_L1 L0_CLKOUT_L1 1 1
2
2
1
H_CLKIP0 M3 AD1 H_CLKOP0 2 3
11 H_CLKIP0 L0_CLKIN_H0 L0_CLKOUT_H0 H_CLKOP0 11 3
H_CLKIN0 M4 AD2 H_CLKON0 U2 @ C2
11 H_CLKIN0 L0_CLKIN_L0 L0_CLKOUT_L0 H_CLKON0 11
1 8 1000P_0402_50V7K 4
H_CTLIP1 H_CTLOP1 EN GND D2 @ GND
11 H_CTLIP1 Y6 Y8 H_CTLOP1 11 2 7 5
H_CTLIN1 L0_CTLIN_H1 L0_CTLOUT_H1 H_CTLON1 +FAN1 VIN GND 1
1SS355_SOD323-2 GND
Y5 Y9 3 6
2
11 H_CTLIN1 L0_CTLIN_L1 L0_CTLOUT_L1 H_CTLON1 11 VOUT GND
31 EN_DFAN1 4 5 ACES_88231-03041
H_CTLIP0 H_CTLOP0 VSET GND
11 H_CTLIP0 V2 V4 H_CTLOP0 11 1
H_CTLIN0 L0_CTLIN_H0 L0_CTLOUT_H0 H_CTLON0 APL5607KI-TRG_SO8
11 H_CTLIN0 V1 V3 H_CTLON0 11
L0_CTLIN_L0 L0_CTLOUT_L0 C3 R1
10U_0805_10V6K 2 1 +3VS
2 10K_0402_5%
TMK625DBV23GM_FCBGA812
K625@ FAN_SPEED1 31
2
@ C4
0.01U_0402_25V7K
1
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2008/04/14 Deciphered Date 2009/04/14 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AMD CPU S1G2 HT I/F
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
http://hobi-elektronika.net DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS