stk4162.pdf part of Sanyo STK4162 stk4162.rar, AF Power Amplifier (Split Power Supply) (35W + 35W min, THD = 0.4%) text manual preview

Text preview for : stk4162.pdf part of Sanyo STK4162 AF Power Amplifier (Split Power Supply) (35W + 35W min, THD = 0.4%)

Back to : stk4162.rar | Home

Ordering number: EN2886A

Thick Film Hybrid IC

STK4162II AF Power Amplifier (Split Power Supply) (35W + 35W min, THD = 0.4%)

Features
ˇ The STK4102II series (STK4162II) and STK4101V series (high-grade type) are pin-compatible in the output range of 6W to 50W and enable easy design. ˇ Small-sized package whose pin assignment is the same as that of the STK4101II series ˇ Built-in muting circuit to cut off various kinds of pop noise ˇ Greatly reduced heat sink due to substrate temperature 125°C guaranteed ˇ Excellent cost performance

Package Dimensions
unit: mm
4040
[STK4162II]

Specifications
Maximum Ratings at Ta = 25°C
Parameter Maximum supply voltage Thermal resistance Junction Temperature Operating substrate temperature Storage temperature Available time for load short-circuit Symbol VCC max j-c Tj Tc Tstg ts VCC = ą30V, RL = 8, f = 50Hz, Po = 35W Conditions Ratings ą45 2.1 150 125 -30 to +125 2 Unit V °C/W °C °C °C s

Recommended Operating Conditions at Ta = 25°C
Parameter Recommended supply voltage Load resistance Symbol VCC RL Conditions Ratings ą30 8 Unit V

SANYO Electric Co., Ltd. Semiconductor Business Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN
70997HA (ID) / 9078MO, TS No. 2886--1/8

STK4162II

Operating Characteristics at Ta = 25°C, VCC = ą30V, RL = 8, Rg = 600, VG = 40dB,
RL : non-inductive load
Parameter Quiescent current Symbol Icco Po (1) Output power Po (2) Total harmonic distortion Frequency response Input impedance Output noise voltage Neutral voltage Muting voltage THD fL, fH ri VNO VN VM Conditions VCC = ą36V THD = 0.4%, f = 20Hz to 20kHz VCC = ą27V, THD = 1.0%, RL = 4, f = 1kHz Po = 1.0W, f = 1kHz +0 Po = 1.0W, dB 3 Po = 1.0W, f = 1kHz VCC = ą36V, Rg = 10k VCC = ą36V 70 2 0 5 20 to 50k 55 1.2 +70 10 min 20 35 40 0.3 typ 40 max 100 Unit mA W W % Hz k mVrms mV V

Notes.

ˇ For power supply at the time of test, use a constant-voltage power supply unless otherwise specified. ˇ For measurement of the available time for load short-circuit and output noise voltage, use the specified transformer power supply shown right. ˇ The output noise voltage is represented by the peak value on rms scale (VTVM) of average value indicating type. For AC power supply, use an AC stabilized power supply (50Hz) to eliminate the effect of flicker noise in AC primary line.

Specified Transformer Power Supply (Equivalent to RP-25)

Equivalent Circuit

No. 2886--2/8

STK4162II

Sample Application Circuit : 35W min 2-channel AF power amplifier

Sample Printed Circuit Pattern for Application Circuit (Cu-foiled side)

No. 2886--3/8

Voltage gain, VG - dB

Total harmonic distortion, THD - %

Output power, Po - W

Input voltage, Vi - mV

Output power, Po - W

Frequency, f - Hz Output power, Po - W Output power, Po - W Frequency, f - Hz

STK4162II

Quiescent current, Icco - mA

Total harmonic distortion, THD - %

Operating substrate temperature, Tc - °C

No. 2886--4/8

Neutral voltage, VN - mV

Voltage gain, VG - dB

IC power dissipation, Pd - W

Quiescent current, Icco - mA

Output power, Po - W

Supply voltage, VCC - V

Frequency, f - Hz Neutral voltage, VN - mV IC power dissipation, Pd - W Output power, Po - W Supply voltage, VCC - V Output power, Po - W

STK4162II

No. 2886--5/8

STK4162II

Description of External Parts

C1, C2

Input filter capacitors ˇ A filter formed with R3 or R4 can be used to reduce noise at high frequencies. Input coupling capacitors ˇ Used to block DC current. When the reactance of the capacitor increases at low frequencies, the dependence of 1/f noise on signal source resistance causes the output noise to worsen. It is better to decrease the reactance. ˇ To reduce the pop noise at the time of application of power, it is effective to increase C3, C4 that fix the time constant on the input side and to decrease C5, C6 on the NF side. NF capacitors ˇ These capacitors fix the low cutoff frequency as shown below. 1 f L = -------------------------- [Hz] 2 C5 R5 To provide the desired voltage gain at low frequencies, it is better to increase C5. However, do not increase C5 more than needed because the pop noise level becomes higher at the time of application of power. Decoupling capacitor ˇ Used to eliminate the ripple components that mix into the input side from the power line (+VCC). Bootstrap capacitors ˇ When the capacitor value is decreased, the distortion is liable to be higher at low frequencies. Oscillation blocking capacitors ˇ Must be inserted as close to the IC power supply pins as possible so that the power supply impedance is decreased to operate the IC stably. ˇ Electrolytic capacitors are recommended for C9, C10. Capacitor for ripple filter ˇ Capacitor for the TR10-used ripple filter in the IC system Oscillation blocking capacitor ˇ A polyester film capacitor, being excellent in temperature characteristic, frequency characteristic, is recommended for C7. Resistors for input filter Input bias resistors ˇ Used to bias the input pin potential to zero. These resistors fix the input impedance practically. These resistors fix voltage gain VG. It is recommended to use R5 (R6) = 560, R9 (R10) = 56k for VG = 40dB. ˇ To adjust VG, it is desirable to change R5 (or R6). ˇ When R5 (or R6) is changed to adjust VG, R1 (=R2) =R9 (=R10) must be set to ensure VN balance. Bootstrap resistors ˇ The quiescent current is set by these resistors 2.2k + 2.2k. It is recommended to use this resistor value. Resistor for ripple filter ˇ (Limiting resistor for predriver transistor at the time of load short) Used to ensure plus/minus balance at the time of clip. Resistor for ripple filter ˇ When muting TR11 is turned ON, current flows from ground to -VCC through TR 11. It is recommended to use 1k (1/2W) + 1k (1/2W) allowing for the power that may be dissipated on that occasion. Oscillation blocking resistors No. 2886--6/8

C3, C4

C5, C6

C15 C11, C12

C9, C10

C14 C7 R3, R4 R1, R2

R5, R9 (R6, R10) R11, R13 (R12, R14) R21 R18 R19, R20 R15, R16

STK4162II

Sample Application Circuit (protection circuit and muting circuit)

Thermal Design
The IC power dissipation of the STK4162II at the IC-operated mode is 46W max. at load resistance 8 and 81.0W max. at load resistance 4 (simultaneous drive of 2 channels) for continuous sine wave as shown in Figure 1 and 2.

IC Power dissipation, Pd - W

Output power, Po - W

IC Power dissipation, Pd - W

Output power, Po - W

Figure 1. STK4162II Pd Po (RL = 8)

Figure 2. STK4162II Pd Po (RL = 4)

No. 2886--7/8

STK4162II

In an actual application where a music signal is used, it is impractical to estimate the power dissipation based on the continuous signal as shown above, because too large a heat sink must be used. It is reasonable to estimate the power dissipation as 1/10 Po max. (EIAJ). That is, Pd = 28.5W at 8, Pd = 43.5W at 4 Thermal resistance c-a of a heat sink for this IC power dissipation (Pd) is fixed under conditions 1 and 2 shown below. Condition 1: Tc = Pd × c-a + Ta 125°C............................................... (1) where Ta : Specified ambient temperature Tc : Operating substrate temperature Condition 2: Tj= Pd × (c-a) + Pd/4 × (j-c) + Ta 150°C..................... (2) where Tj : Junction temperature of power transistor Assuming that the power dissipation is shared equally among the four power transistors (2 channels × 2), thermal resistance j-c is 2.1°C/W and Pd × (c-a + 2.1/4) + Ta 150°C........................................ (3) Thermal resistance c-a of a heat sink must satisfy inequalities (1) and (3). Figure 3 shows the relation between Pd and c-a given from (1) and (3) with Ta as a parameter.
Thermal resistance of heat sink, c-a - °C/W

[Example] The thermal resistance of a heat sink is obtained when the ambient temperature specified for a stereo amplifier is 50°C. Assuming VCC = ą30V, RL = 8, VCC = ą27V, RL = 4, RL = 8 : Pd1 = 28.5W at 1/10 Po max. RL = 4 : Pd2 = 43.5W at 1/10 Po max. The thermal resistance of a heat sink is obtained from Figure 3. RL = 8 : c-a1 = 2.63°C/W RL = 4 : c-a2 = 1.72°C/W Tj when a heat sink is used is obtained from (3). RL = 8 : Tj = 139.9°C RL = 4 : Tj = 147.7°C

IC Power dissipation, Pd - W

Figure 3. STK4162II c-a Pd

s

No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss. Anyone purchasing any products described or contained herein for an above-mentioned use shall: Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use: Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees, jointly or severally.

s

s

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 1997. Specifications and information herein are subject to change without notice.
No. 2886--8/8