Text preview for : Z65.pdf part of asus Z65 asus Z65.pdf
Back to : Z65.pdf | Home
5 4 3 2 1
Z65 Main BD. R1.0 BLOCK DIAGRAM FAN+Thermal Sensor POWER
CPU PAGE 50 VCORE PAGE 80
Celeron M SYSTEM PAGE 81
D CRT socket P Clock GEN IO_1.5VS_1.05VS D
PAGE 29 PAGE 82
PAGE 46 PAGE 3,4
FSB
533/667/800/1066
IO_DDR_VTT PAGE 83
RGB 533/667 Mhz DDR2 SO-DIMM*2 IO_1.25VS PAGE 84
North PAGE 7,8,9 SHUTDOWN PAGE 87
LCD LVDS SIS 307 ELV HDV Bridge
CHARGER PAGE 88
PAGE 46 PAGE 25
SiS M672FX MINICARD W-LAN DETECT PAGE 90
PAGE 10,11,12,13,14,15,16 PAGE 53
TPM LOAD SWITCH PAGE 91
PAGE 62
MuTIOL 1G PROTECT
Debug CON NEWCARD PAGE 92
C
PCIE PAGE 43
C
PAGE 44
South
ISA ROM EC Bridge
PAGE 31
ITE8512 LPC SiS 968
RealTek RLT8201CL-10/100
INTERNAL /ITE8502 PAGE 20,21,22,23,24 PAGE 34,35
RJ45/RJ11
KB PAGE 30,31
JACK
PAGE 31 PAGE 34
PHY RealTek RTL8211B GigaLan
LED Touch PAD
PAGE 32 PAGE 33
PAGE 56
HP_OUT Audio
B
Codec AZALIA B
PAGE 37
Card Reader 4in1
INTERNAL ALC662 Realtek RTS5158E Card Reader
PAGE 38
MIC PAGE 36
PAGE 40 PAGE 40
CMOS Camera PAGE 46
Mic IN PAGE 38
USB
INTERNAL Amp Blue Tooth PAGE 61
SPEAKER
PAGE 37
MDC USB2.0 *4
PAGE 35 PAGE 52
PAGE 37
A A
HDD SATA NEW CARD PAGE 43
PAGE 51
Title : Block Diagram
Engineer: Bruce Chen
ODD PATA ASUSTeK Computer INC
Size Project Name Rev
PAGE 51 B Z65 1.1
Date: Thursday, October 30, 2008 Sheet 1 of 94
5 4 3 2 1
5 4 3 2 1
Reset
6 Power On
PWR_SW#
IC SWITCH
PM_SUSC#
EC_RST#
D PM_SUSB# D
2
+5VA 9
AC_BAT_SYS 1 7 PM_PWRBTN# SLP_S3#
+3VA_EC
+3VA EC SiS968
+3VA_EC 5 PM_RSMRST# SLP_S5# 8
IT8511E
3 AUXOK
VSUS_ON
+1.2VSUS PWROK
+1.8VSUS 4 SUS_PWRGD
SUSC_EC#
SUSB_EC1#
+3VSUS
H_PWRGD
+5VSUS
PCI_RST#_SB
(H_PWRGD_NB)
+12VSUS
C C
ALL_SYSTEM_PWRGD
18
SUSC_EC#(SUSC#_PWR) 18
17
10 +1.8V
PM_PWROK
+3V
+5V 19
+12V H_CPURST#
12 SiSM672 Merom
PWROK
SUSB_EC1#()SUSB#PWR)
B +0.9VS B
11 +1.5VS
+3VS
VRM_PWRGD
+5VS
+12VS
+1.2VS 14
Delay 13 CPU_VRON 15 Power On Sequence
99ms CLK_EN#
CLK
+VCORE Gen.
1 19
A A
Title : PowerOn sequence
ASUSTeK COMPUTER INC Engineer: Morris Tseng
Size Project Name Rev
Custom T14C 1.1
Date: Thursday, October 30, 2008 Sheet 2 of 94
5 4 3 2 1
5 4 3 2 1
+VCCP_CPU +VCCP_CPU 4
H_D#[63:0]
10 H_D#[63:0] +3VS +3VS 7,8,11,20,21,22,23,25,29,30,32,36,43,46,50,51,53,56,57,62,80,91,92
H_A#[35:3]
10 H_A#[35:3]
D D
H_REQ#[4:0]
10 H_REQ#[4:0]
1 T0318 TPC26T
1 T0319 TPC26T
U0301A U0301B
H_A#3 J4 H1 H_D#0 E22 Y22 H_D#32
A[3]# ADS# H_ADS# 10 +VCCP_CPU D[0]# D[32]#
ADDR GROUP 0
H_A#4 L5 E2 H_D#1 F24 AB24 H_D#33
A[4]# BNR# H_BNR# 10 D[1]# D[33]#
H_A#5 L4 G5 H_D#2 E26 V24 H_D#34
A[5]# BPRI# H_BPRI# 10 D[2]# D[34]#
2
H_A#6 K5 H_D#3 G22 V26 H_D#35
A[6]# D[3]# D[35]#
DATA GRP 0
DATA GRP 0
H_A#7 M3 H5 R0324 H_D#4 F23 V23 H_D#36
A[7]# DEFER# H_DEFER# 10 D[4]# D[36]#
H_A#8 N2 F21 56Ohm H_D#5 G25 T22 H_D#37
A[8]# DRDY# H_DRDY# 10 D[5]# D[37]#
H_A#9 J1 E1 H_D#6 E25 U25 H_D#38
H_DBSY# 10
H_A#10 N3
A[9]# DBSY#
@ H_D#7 E23
D[6]# D[38]#
U23 H_D#39
1
H_A#11 A[10]# H_D#8 D[7]# D[39]# H_D#40
P5 A[11]# BR0# F1 H_BR0# 10 K24 D[8]# D[40]# Y25
DATA GRP 2
H_A#12 P2 H_D#9 G24 W22 H_D#41
A[12]# D[9]# D[41]#
CONTROL
H_A#13 L2 D20 H_IERR# R0309 1 2 56Ohm +VCCP_CPU H_D#10 J24 Y23 H_D#42
H_A#14 A[13]# IERR# H_D#11 D[10]# D[42]# H_D#43
P4 A[14]# INIT# B3 H_INIT# 21 J23 D[11]# D[43]# W24
H_A#15 R0326 H_D#12 H_D#44
H_A#16
P1
R1
A[15]#
H4 1
@
2 H_D#13
H22
F26
D[12]# D[44]# W25
AA23 H_D#45
A[16]# LOCK# H_LOCK# 10 D[13]# D[45]#
M1 56Ohm H_D#14 K22 AA24 H_D#46
10 H_ADSTB#0 ADSTB[0]# D[14]# D[46]#
C1 H_D#15 H23 AB25 H_D#47
RESET# H_CPURST# 10 D[15]# D[47]#
1
H_REQ#0 K3 F3 C0302 J26 Y26
REQ[0]# RS[0]# H_RS#0 10 10 H_DSTBN#0 DSTBN[0]# DSTBN[2]# H_DSTBN#2 10
H_REQ#1 H2 F4 0.1UF/10V H26 AA26
REQ[1]# RS[1]# H_RS#1 10 10 H_DSTBP#0 DSTBP[0]# DSTBP[2]# H_DSTBP#2 10
H_REQ#2 K2 G3 X7R H25 U22
H_RS#2 10 10 H_DINV#0 H_DINV#2 10
2
H_REQ#3 REQ[2]# RS[2]# DINV[0]# DINV[2]#
C H_REQ#4
J3
L1
REQ[3]# TRDY# G2 H_TRDY# 10 @ C
REQ[4]# GND H_D#16 H_D#48
HIT# G6 H_HIT# 10 N22 D[16]# D[48]# AE24
H_A#17 Y2 E4 H_D#17 K25 AD24 H_D#49
A[17]# HITM# H_HITM# 10 D[17]# D[49]#
H_A#18 U5 H_D#18 P26 AA21 H_D#50
H_A#19 A[18]# T0322 TPC26T H_D#19 D[18]# D[50]# H_D#51
R3 A[19]# BPM[0]# AD4 1 R23 D[19]# D[51]# AB22
ADDR GROUP 1
H_A#20 W6 AD3 XDP_BPM#1 H_D#20 L23 AB21 H_D#52
A[20]# BPM[1]# D[20]# D[52]#
DATA GRP 1
H_A#21 U4 AD1 1 T0323 TPC26T H_D#21 M24 AC26 H_D#53
A[21]# BPM[2]# D[21]# D[53]#
XDP/ITP SIGNALS
H_A#22 Y5 AC4 1 T0301 TPC26T H_D#22 L22 AD20 H_D#54
H_A#23 A[22]# BPM[3]# T0302 TPC26T H_D#23 D[22]# D[54]# H_D#55
U1 A[23]# PRDY# AC2 1 M23 D[23]# D[55]# AE22
H_A#24 R4 AC1 H_PREQ# H_D#24 P25 AF23 H_D#56
H_A#25 A[24]# PREQ# H_TCK H_D#25 D[24]# D[56]# H_D#57
T5 A[25]# TCK AC5 P23 D[25]# D[57]# AC25
H_A#26 T3 AA6 H_TDI +VCCP_CPU H_D#26 P22 AE21 H_D#58 Comp0,2 connect with Zo=27.4 ohm,
DATA GRP 3
H_A#27 A[26]# TDI H_TDO H_D#27 D[26]# D[58]# H_D#59 make trace length shorter than 0.5".
W2 A[27]# TDO AB3 T24 D[27]# D[59]# AD21
H_A#28 W5 AB5 H_TMS H_D#28 R24 AC22 H_D#60 Comp 1,3 connect with Z0=55 ohm,
H_A#29 A[28]# TMS H_TRST# H_D#29 D[28]# D[60]# H_D#61
Y4 AB6 L25 AD23 make trace length shorter than 0.5".
A[29]# TRST# D[29]# D[61]#
2
H_A#30 U2 C20 H_DBR# H_D#30 T25 AF22 H_D#62
H_A#31 A[30]# DBR# R0315 H_D#31 D[30]# D[62]# H_D#63
V4 A[31]# N25 D[31]# D[63]# AC23
H_A#32 W3 1KOhm L26 AE25
A[32]# 10 H_DSTBN#1 DSTBN[1]# DSTBN[3]# H_DSTBN#3 10
H_A#33 AA4 THERMAL 1% M26 AF24
A[33]# 10 H_DSTBP#1 DSTBP[1]# DSTBP[3]# H_DSTBP#3 10
H_A#34 AB2 N24 AC20
10 H_DINV#1 H_DINV#3 10
1
H_A#35 A[34]# DINV[1]# DINV[3]#
AA3 A[35]# PROCHOT# D21 H_PROCHOT_S#
V1 A24 GTL_REF AD26 R26 H_COMP0 R0311 1 2 27.4Ohm 1%
10 H_ADSTB#1 ADSTB[1]# THRMDA CPU_THRM_DA 50 GTLREF COMP[0]
T0320 R0317 2 H_COMP1
1 THRMDC B25 CPU_THRM_DC 50 @ 1% 1 1KOhm C23 TEST1 MISC COMP[1] U26 R0312 1 2 54.9Ohm 1%
2
R0318 2
21 H_A20M# TPC26T A6 A20M# @ 1% 1 1KOhm D25 TEST2 COMP[2] AA1 H_COMP2 R0313 1 2 27.4Ohm 1%
1
ICH
A5 C7 C0301 R0316 1 2 C24 Y1 H_COMP3 R0314 1 2 54.9Ohm 1%
21 H_FERR# FERR# THERMTRIP# PM_THRMTRIP# 21,30 TEST3 COMP[3]
C4 0.1UF/10V 2KOhm TPC26T T0305 1 AF26
21 H_IGNNE# IGNNE# TEST4
T0321 1 X7R 1% TPC26T T0306 1 AF1 E5 H_DPRSTP# 21,80
2
TPC26T D5 1 T0303 TPC26T C0303 0.1UF/10V A26
TEST5 DPRSTP#
B5 GND
21 H_STPCLK# H_DPSLP# 21
1
STPCLK# X7R TEST6 DPSLP# H_DPWR# +VCCP_CPU
21 H_INTR C6 LINT0 H CLK @ DPWR# D24 H_DPWR# 10
B4 A22 B22 D6 H_PWRGD
B 21 H_NMI LINT1 BCLK[0] CLK_CPU_BCLK 29 29 CPU_BSEL0 BSEL[0] PWRGOOD B
A3 A21 GND GND GND B23 D7
21 H_SMI# SMI# BCLK[1] CLK_CPU_BCLK# 29 29 CPU_BSEL1 BSEL[1] SLP# H_CPUSLP# 21
1
29 CPU_BSEL2 C21 BSEL[2] PSI# AE6 PM_PSI# 80
TPC26T T0308 1 M4 R0322
TPC26T T0309 RSVD1 T0304 TPC26T Zo=55 ohm, 0.5" max SOCKET478B 56Ohm
TPC26T T0310
1
1
N5
T2
RSVD2 1
for GTLREF @
TPC26T T0311 RSVD3
1 V3 H_DPWR# for SiSM672MX
2
RSVD4
RESERVED
TPC26T T0312 1 B2