Text preview for : MS-6540.pdf part of Microstar MS-6540 Microstar MS-6540.pdf
Back to : MS-6540.pdf | Home
5 4 3 2 1
CPU:
MS-6540 Ver:310 Pentium4 socket-478 Processor
System Chipset:
SIS661FX(NB) + SIS963L-C1(SB)
D On Board Function Chip: D
CPU Clock
LPC I/O-W83697HF
VRM 10.0
INTEL Socket 478 MII LAN PHY Realtek 8201BL
Audio Codec REALTEK ALC655
Command
Address BUS
Data BUS
DDR DIMM
Terminator
FSB 400/533/800 Expansion Slot:
AGP3.0 Slot*1
PCI2.2 Slot*3
ZCLK0 133
CNR Slot*1
Data BUS
CONTENT
C 2 DDR C
ON BOARD VGA BUS 01-Block drigrame & Cover sheet
VGA 4X/8X
SIS661FX Address BUS Modules 02-Power Div & Specification
03-Intel socket 478 CPU part 1
AGP 3.0
AGP 4X/8X AGP BUS Command 04-Intel socket 478 CPU part 2
05-Main Clock Gen & Clock buffer.
06-SIS661FX/648FX-1 Host & AGP
07-SIS661FX/648FX-2 Memory
HyperZip
USB Port 1 USB Clock 08-SIS661FX/648FX-3 VGA & HyperZip
Keyboard 09-SIS661FX/648FX-4 POWER
USB Port 2
Mouse 10-DIMM 1 & 2
USB Port 3 11-DDR Terminator
DDR DIMM
USB Port 4 PCI Clock Buffer 12-AGP slot & Pull-UP/DN resistor
USB 2.0 BUS 13-SIS963-1 PCI & IDE & HyperZip
USB Port 5 SB 14MHz 14-SIS963-2 MISC.
USB Port 6 ZCLK1 133 15-SIS963-3/4 USB & Power
B
SIS 963L 16-IDE 1/2 & PS2 B
PCI BUS Clock Gen 17-PCI slot 1 & 2 & 3
MII LAN PHY 18-USB port
CPU Clock
CPU Clock 19-MII LAN PHY
NB Clock 20-W83697HF & BIOS & HW Monitor
NB Clock
ZCLK0 133 21-Com/Parallel port
LPC Interface
ZCLK0 133 22-AC97 Codec
PCI Conn 2(reserves M1 spec.)
PCI Clock ZCLK1 133 23-ATX & F-Panel
ZCLK1 133
AC97 Codec AC97 Link BUS 24-MS5 ACPI Controller
AGP Clock66
PCI Conn 1
PCI Conn 3
AGP Clock66 25-VRM 10.0
PCI Clock 26-VGA CONNECTOR
UltraDMA PCI Clock
33/66/100/133
USB Clock 27-Manual Parts
I/O Clock USB Clock
I/O Clock
I/O Clock
IDE connector 1
Floopy SB 14MHz
W83697HF SB 14MHz
A Parallel IDE connector 2 A
LPC I/O
Serial
MSI MICRO-STAR
Title
Cover Sheet & Block Diagram
ISA Flash ROM Size Document Number Rev
310
MS-6540
Date: Wednesday, February 11, 2004 Sheet 1 of 27
5 4 3 2 1
5 4 3 2 1
ATX POWER Supply
3.3V 5V 5VSB 12V Power Delivery Map
1A
VRM Center Processer Unit
SIS963 GPIO Function Define
D
10.0 GPIO_0 I/O MAIN M/B ID0 D
GPIO_1 I/O MAIN M/B ID1
GPIO_2 I/O MAIN THERM#
GPIO_3 I/O MAIN M/B ID2
IVDD 1.5V GPIO_4 I/O MAIN M/B ID3
GPIO_5 I/O RESUME RESERVED
GPIO_7 I RESUME Flash ROM Protection H: Enable ; L: Disabled.
5VDU VREG GPI_8 I RESUME WAKE ON RING ACTIVE(LOW)
NB-SIS661FX
GPI_9 I RESUME RESERVED
logic power GPI_10 I RESUME RESERVED
3VSB VREG GPIO_11 I/O RESUME SET WITHOUT 1394
Core Power GPIO_12 I/O RESUME RESERVED
GPIO_13 I/O RESUME RESERVED
1.9V VREG Z-Link BUS GPIO_14 I/O RESUME RESERVED
GPIO_15 I/O RESUME KBDAT
Memory Interface GPIO_16 I/O RESUME KBCLK
C C
VDIMM VREG GPIO_17 I/O RESUME MSDAT
AGP Interface GPIO_18 I/O RESUME MSCLK
GPIO_19 I/O RESUME SMBCLK
VDDQ VREG GPIO_20 I/O RESUME SMBDAT
W83697 GPIO Function Define
2.5V VREG DDR Memory
SB-SIS963
Core Power
Z-Link BUS
B B
Clock Generator
PCI
Clock Buffer DEVICES INT# IDSEL REQ#/GNT# CLOCK
INT#B PREQ#0
PCI SLOT 1 INT#C AD17 PCICLK1
INT#D PGNT#0
AGP slot INT#A
INT#C PREQ#1
PCI SLOT 2 INT#D AD18 PCICLK2
INT#A PGNT#1
PCI slot INT#B
INT#D PREQ#2
PCI SLOT 3 INT#A AD19 PCICLK3
INT#B PGNT#2
LAN PHY INT#C
A A
MSI
MICRO-STAR
Title
Power Delivery
Size Document Number Rev
310
MS-6540
Date: Wednesday, February 11, 2004 Sheet 2 of 27
5 4 3 2 1
5 4 3 2 1
CPU GTL REFERNCE VOLTAGE BLOCK
VCC_SENSE VCCP
VSS_SENSE VCC_SENSE 25
VSS_SENSE 25
CPUVID_GD Length < 1.5inch. R95
CPUVID_GD 24,25
HA#[3..31] 49.9_1%
6 HA#[3..31] 2/3*Vccp
VID[0..5] 25
GTLREF1
HA#31
HA#30
HA#29
HA#28
HA#27
HA#26
HA#25
HA#24
HA#23
HA#22
HA#21
HA#20
HA#19
HA#18
HA#17
HA#16
HA#15
HA#14
HA#13
HA#12
HA#11
HA#10
HA#9
HA#8
HA#7
HA#6
HA#5
HA#4
HA#3
C68
VID3
VID1
VID0
VID5
VID4
VID2
D C432 C57 1u-0805 R96 D
Open-D 220p 220p 100_1%
AD26
AC26
AE25
AD2
AD3
AB1
AE1
AE2
AE3
AE4
AE5
W2
W1
M1
M4
M3
M6
U4
R6
U3
U1
R3
R2
N5
N4
N2
N1
U3A
Y1
V3
V2
P6
P4
P3
K1
K4
K2
A5
A4
T5
T4
T2
T1
L2
L3
L6
A35#
A34#
A33#
A32#
A31#
A30#
A29#
A28#
A27#
A26#
A25#
A24#
A23#
A22#
A21#
A20#
A19#
A18#
A17#
A16#
A15#
A14#
A13#
A12#
A11#
A10#
A9#
A8#
A7#
A6#
A5#
A4#
A3#
ITP_CLK1
ITP_CLK0
VID5#
VID4#
VID3#
VID2#
VID1#
VCC_SENSE
VSS_SENSE
VID0#
DBR
VIDPWRGD
HDBI#0
Every pin put one 220pF cap near it.
6 HDBI#[0..3] E21 DBI0#
HDBI#1 G25 AA21 GTLREF1 Trace Width 15mils, Space 15mils.
HDBI#2 DBI1# GTLREF3
P26 DBI2# GTLREF2 AA6
HDBI#3 V21 F20 Keep the voltage dividers within 1.5 inches of the
DBI3# GTLREF1
GTLREF0 F6
AC3 IERR# BPM#5
first GTLREF Pin
V6 MCERR# BPM5# AB4
FERR# B6 AA5 BPM#4
14 FERR# FERR# BPM4#
STPCLK# Y4 Y6 BPM#3
14 STPCLK# STPCLK# BPM3#
AA3 AC4 BPM#2
INIT# BINIT# BPM2# BPM#1
14 INIT# W5 INIT# BPM1# AB5
AB2 AC6 BPM#0
RSP# BPM0#
HDBSY# H5 H3 HREQ#4
6 HDBSY# DBSY# REQ4# HREQ#4 6
HDRDY# H2 J3 HREQ#3
6 HDRDY# DRDY# REQ3# HREQ#3 6
HTRDY# J6 J4 HREQ#2
6 HTRDY# TRDY# REQ2# HREQ#2 6 VCCP
K5 HREQ#1 For Prescott 800
REQ1# HREQ#1 6
HADS# G1 J1 HREQ#0
6 HADS# ADS# REQ0# HREQ#0 6
6 HLOCK#
HLOCK#
HBNR#
G4
G2
LOCK# TESTHI12 AD25
A6
TEST_HI12
TEST_HI11
RN79
7
62_8P4R
8
CPU STRAPPING RESISTORS
6 HBNR# BNR# TESTHI11
6 HIT#
HIT# F3 HIT# TESTHI10 Y3 TEST_HI10
TEST_HI9
5 6 CLOSED TO SOCKET478
HITM# E3 W4 3 4
6 HITM# HITM# TESTHI9 TEST_HI8
HBPRI# D2 U6 1 2
6 HBPRI# BPRI# TESTHI8
HDEFER# E2 AB22 VCCP
6 HDEFER# DEFER# TESTHI7 TEST_HI2
C AA20 R93 62 C
TDI_CPU TESTHI6
C1 TDI TESTHI5 AC23
TDO_CPU D5 AC24 7 8
TMS_CPU TDO TESTHI4 C471 C472
F7 TMS TESTHI3 AC20 5 6
TRST#_CPU E6 AC21 3 4 X_220p X_220p
TCK_CPU TRST# TESTHI2 TEST_HI0
D4 TCK TESTHI1 AA2 1 2
AD24
Socket478-1 TESTHI0
BCLK1#
BCLK0#
AF23
AF22
CPUCLK-0 5
CPUCLK0 5
RN80 62_8P4R VCCP
BOOTSEL AD1
25 BOOTSEL BOOTSEL
AE26 F4 HRS#2 THERMTRIP# R70 X_62
OPTIMIZED/COMPAT# RS2# HRS#2 6
R464 X_0 G5 HRS#1 FERR# R29 X_62
RS1# HRS#1 6
CPU_TMPA B3 F1 HRS#0 PROCHOT# R7 X_62
20 CPU_TMPA THERMDA RS0# HRS#0 6
C4 BREQ#0 R64 49.9_1%
THERMTRIP# THERMDC CPURST# R102 49.9_1%
14 THERMTRIP# A2 THERMTRIP# AP1# V5
AP0# AC1
SKTOCC# AF26 H6 BREQ#0 STPCLK# R6 X_56
5 SKTOCC# SKTOCC# BR0# BREQ#0 6
PROCHOT# C3 INIT# R8 X_56
14 PROCHOT# PROCHOT#
IGNNE# B2 P1 R34 49.9_1% SMI# R14 X_56
14 IGNNE# IGNNE# COMP1
SMI# B5 L24 R98 49.9_1% * Short trace FERR#, STPCLK#, SMI#, CPUSLP# R9 X_56
14 SMI# SMI# COMP0
A20M# C6
14 A20M#
CPUSLP# A20M CPUSLP#, A20M#, INTR, NMI, RN1
14 CPUSLP# AB26 SLP# DP3# L25
A22 K26 IGNNE#, INIT# A20M# 7 8
RESERVED DP2# INTR
A7 RESERVED DP1# K25 -----REGISTER CONTROLLER 5 6
J26 NMI 3 4
DP0# NEED SETTING IGNNE# 1 2
AE21 R5 HADSTB#1
RESERVED ADSTB1# HADSTB#1 6
AF24 L5 HADSTB#0 X_56_8P4R
RESERVED ADSTB0# HADSTB#0 6
AF25 W23 HDSTB3
RESERVED DSTBP3# HDSTB3 6
CPUPWRGD_CPU AB23 P23 HDSTB2 62_8P4R
B PWRGOOD DSTBP2# HDSTB2 6 B
CPURST# AB25 J23 HDSTB1 BPM#5 1 2
6 CPURST# RESET# DSTBP1# HDSTB1 6
HD#63 AA24