Text preview for : T12M.pdf part of asus T12M asus T12M.pdf



Back to : T12M.pdf | Home

5 4 3 2 1




T12M Block Diagram
AMD
D CPU VCORE CPU DDR2-667MHz Dual Channel DDR2
D


PAGE 50 SO-DIMM X 2
S1g1 Up to 2GB DDRII
PAGE 5,6,7
Power On Sequence
PAGE 40
PAGE 2,3,4
AMD Turion 64 Mobile Dual Core(Taylor,S1 638pin,35W,DDR2,TL-50/52/56/60)
AMD Sempron(Keene,S1 638pin,25W 3200+/3400+/3500+)
SYSTEM PWR
H.T 800 PAGE 51
MHz
1600MT/s
Li-Ion 6 cells:4800mAH,3S2P,53.28W BAT & CHARGER
Li-Ion 9 cells:7200mAH,3S3P,79.92W
15.4'' active matrix color TFT PAGE 57
15.4'' WXGA/WSXGA+
Dual Channel LVDS I/F LVDS & INV
PAGE 14
NVIDIA FAN + SENSOR
C
VGA(640*480) to
UXGA(1600*1200)
CRT SWITCH C51MV PAGE 8
C




PAGE 15 PAGE 15
PAGE 9,10,11,12,13 DISCHARGE
CIRCUIT&TOUCHPAD
TV OUT
H.T PAGE 41
PAGE 15 PCIE *1
MINI PCIE CARD
WLAN LED&SW
MCP51->M_II(10/100)
RJ-45 LAN (PHY) PAGE 26 PAGE 39
RTL8201CL (10/100)
PAGE 37
PAGE 36 LPC 33MHz
PCIE *1
TPM 1.2 NVIDIA NEW CARD
(OPTIONAL) Azalia USB

B
PAGE 24
MCP51 PAGE 25 MMC/SD/MS/MS PRO/XD
B


PCI 33MHz 4 in 1
KEYPAD CARD READER
MATRIX EC IT8510E
CardBus PAGE 33
PAGE 29 PAGE 16,17,18,19,20 R5C832
PAGE 31,32,33
INSTANT KEY PAGE 28,29
P-IDE USB Either 1394
One
PAGE 37
PAGE 35
LED Control, USB 2.0 CardBus
Guage PATA HDD CON X4
Co-Layout SATA. R5C841 PCMCIA
PAGE 39
PAGE 27 PAGE 38 PAGE 34,35
ISA PAGE 35
S-IDE
ROM (4MB)
PAGE 29 Bluetooth
ODD USB
A AMPLIFIER Azalia Codec A
ALC 660 PAGE 27 PAGE 26
PAGE 22
PAGE 21




om
l.c
Camera Title : BLOCK DIAGRAM




ai
SPEAKER or MDC Conn




tm
USB Engineer: Bruce_Lee
PHONE JACK




ho
(RJ11) ASUSTeK COMPUTER INC




f@
Size Project Name Rev
PAGE 38 T12M




in
Custom 1.1
PAGE 22 PAGE 22,37




xa
Date: Tuesday, June 06, 2006 Sheet 1 of 63




he
5 4 3 2 1
5 4 3 2 1




+1.8V




U1D
D D




2




2
U1A MLCC/+/-10% +2.5VDDA F8 VDDA1




2
3900PF/25V F9 R1 R2
C1 VDDA2 300Ohm R3
<9> HT_CPU_RX_CLK1 J5 L0_CLKIN_H1 L0_CLKOUT_H1 Y4 HT_CPU_TX_CLK1 <9> 300Ohm
<9> HT_CPU_RX_CLK#1 K5 L0_CLKIN_L1 L0_CLKOUT_L1 Y3 HT_CPU_TX_CLK#1 <9> <9> CPUCLK 2 1 A9 CLKIN_H 300Ohm
<9> HT_CPU_RX_CLK0 J3 L0_CLKIN_H0 L0_CLKOUT_H0 Y1 HT_CPU_TX_CLK0 <9> A8 CLKIN_L




2
+1.2VS_HT J2 W1




1




1
<9> HT_CPU_RX_CLK#0 L0_CLKIN_L0 L0_CLKOUT_L0 HT_CPU_TX_CLK#0 <9>
R4 A7 A5




1
<9> HT_CPU_PWRGD PWROK VID5 CPU_VID5 <50>
R7226 2 1 49.9Ohm P3 T5 169Ohm F10 C6
L0_CTLIN_H1 L0_CTLOUT_H1 0526 <9> HT_CPU_STOP# LDTSTOP_L VID4 CPU_VID4 <50>
R7227 2 1 49.9Ohm P4 R5 1% B7 A6
L0_CTLIN_L1 L0_CTLOUT_L1 C2 <9> HT_CPU_RESET# RESET_L VID3 CPU_VID3 <50>
<9> HT_CPU_RXCTL N1 L0_CTLIN_H0 L0_CTLOUT_H0 R2 HT_CPU_TXCTL <9> VID2 A4 CPU_VID2 <50>
P1 R3 2 1 CPU_PRESENT# AC6 C5




1
<9> HT_CPU_RXCTL# L0_CTLIN_L0 L0_CTLOUT_L0 HT_CPU_TXCTL# <9> <9> CPUCLK# CPU_PRESENT_L VID1 CPU_VID1 <50>
GND B5
VID0 CPU_VID0 <50>
N5 T4 3900PF/25V
<9> HT_CPU_RXD15 L0_CADIN_H15 L0_CADOUT_H15 HT_CPU_TXD15 <9>
P5 T3 GND R7 1 2 300Ohm CPU_SIC AF4 AF6 CPU_THERMTRIP#
<9> HT_CPU_RXD#15 L0_CADIN_L15 L0_CADOUT_L15 HT_CPU_TXD#15 <9> SIC THERMTRIP_L
<9> HT_CPU_RXD14 M3 L0_CADIN_H14 L0_CADOUT_H14 V5 HT_CPU_TXD14 <9> +1.8V 1 2 300Ohm CPU_SID AF5 SID PROCHOT_L AC7 CPU_PROCHOT#
M4 U5 R7228 /X
<9> HT_CPU_RXD#14 L0_CADIN_L14 L0_CADOUT_L14 HT_CPU_TXD#14 <9> CPU_TDO
L5 V4 CPU_TDI AF9 AE9
<9> HT_CPU_RXD13 L0_CADIN_H13 L0_CADOUT_H13 HT_CPU_TXD13 <9> TDI TDO
<9> HT_CPU_RXD#13 M5 L0_CADIN_L13 L0_CADOUT_L13 V3 HT_CPU_TXD#13 <9> Note.AMD page86 suggest :If AMD SI is CPU_TRST# AD9 TRST_L
K3 Y5 CPU_TCK AC9
<9> HT_CPU_RXD12 L0_CADIN_H12 L0_CADOUT_H12 HT_CPU_TXD12 <9> not used,ths SID pin can be N.C and SIC CPU_TMS TCK MISC
<9> HT_CPU_RXD#12 K4 L0_CADIN_L12 L0_CADOUT_L12 W5 HT_CPU_TXD#12 <9> AA9 TMS
H3 AB5 should have a 300 Ohm to VSS.
<9> HT_CPU_RXD11 L0_CADIN_H11 L0_CADOUT_H11 HT_CPU_TXD11 <9> CPU_DBREQ# CPU_DBRDY
<9> HT_CPU_RXD#11 H4 L0_CADIN_L11 L0_CADOUT_L11 AA5 HT_CPU_TXD#11 <9> E10 DBREQ_L DBRDY G10
<9> HT_CPU_RXD10 G5 L0_CADIN_H10 L0_CADOUT_H10 AB4 HT_CPU_TXD10 <9>
H5 AB3 CPU_VDD_FB F6 W9 CPU_VDDIO_FB_H 1 T7144 TPC28T
<9> HT_CPU_RXD#10 L0_CADIN_L10 L0_CADOUT_L10 HT_CPU_TXD#10 <9> <50> CPU_VDD_FB VDD_FB_H VDDIO_FB_H CPU_VDDIO_FB_L
F3 AD5 CPU_VDD_FB# E6 Y9 1 T7145 TPC28T
<9> HT_CPU_RXD9 L0_CADIN_H9 L0_CADOUT_H9 HT_CPU_TXD9 <9> <50> CPU_VDD_FB# VDD_FB_L VDDIO_FB_L
<9> HT_CPU_RXD#9 F4 L0_CADIN_L9 L0_CADOUT_L9 AC5 HT_CPU_TXD#9 <9>
<9> HT_CPU_RXD8 E5 L0_CADIN_H8 L0_CADOUT_H8 AD4 HT_CPU_TXD8 <9> 1 CPU_VTT_SENSE Y10 VTT_SENSE PSI_L A3 CPU_PSI#
CPU_PSI# <50>
+1.2VS_HT
F5 AD3 T7146 TPC28T
<9> HT_CPU_RXD#8 L0_CADIN_L8 L0_CADOUT_L8 HT_CPU_TXD#8 <9> CPU_M_VREF W17 P6 CPU_HTREF1 1 R8 2 44.2Ohm r0603 1%
HYPERTRANSPORT M_VREF HTREF1
<9> HT_CPU_RXD7 N3 L0_CADIN_H7 L0_CADOUT_H7 T1 HT_CPU_TXD7 <9> +1.8V 1 R9 2 39.2Ohm r0603_h24 1% CPU_M_ZN AE10 M_ZN HTREF0 R6 CPU_HTREF0 1 2 44.2Ohm r0603 1%
N2 R1 GND 1 2 CPU_M_ZP AF10 R10
<9> HT_CPU_RXD#7 L0_CADIN_L7 L0_CADOUT_L7 HT_CPU_TXD#7 <9> M_ZP
L1 U2 R11 39.2Ohm r0603_h24 1%
<9> HT_CPU_RXD6 L0_CADIN_H6 L0_CADOUT_H6 HT_CPU_TXD6 <9> CPU_TEST29
M1 U3 +1.8V R12 1 2 510Ohm E9 C9 R13 1 2 GND
<9> HT_CPU_RXD#6 L0_CADIN_L6 L0_CADOUT_L6 HT_CPU_TXD#6 <9> TEST25_H TEST29_H CPU_TEST29#
<9> HT_CPU_RXD5 L3 L0_CADIN_H5 L0_CADOUT_H5 V1 HT_CPU_TXD5 <9> GND R14 1 2 510Ohm E8 TEST25_L TEST29_L C8 80.6Ohm 1% W/SO=5/10;Place within 1"
L2 U1 R7229 1 2 300Ohm G9 r0402_h16
<9> HT_CPU_RXD#5 L0_CADIN_L5 L0_CADOUT_L5 HT_CPU_TXD#5 <9> TEST19
J1 W2 R7230 1 2 300Ohm H10
<9> HT_CPU_RXD4 L0_CADIN_H4 L0_CADOUT_H4 HT_CPU_TXD4 <9> TEST18
<9> HT_CPU_RXD#4 K1 L0_CADIN_L4 L0_CADOUT_L4 W3 HT_CPU_TXD#4 <9> AA7 TEST13
C
<9> HT_CPU_RXD3 G1 L0_CADIN_H3 L0_CADOUT_H3 AA2 HT_CPU_TXD3 <9> C2 TEST9
C
H1 AA3 GND AE7 1 T4 TPC28T
<9> HT_CPU_RXD#3 L0_CADIN_L3 L0_CADOUT_L3 HT_CPU_TXD#3 <9> TEST24
G3 AB1 GND 1 D7 AD7 1 T5 TPC28T
<9> HT_CPU_RXD2 L0_CADIN_H2 L0_CADOUT_H2 HT_CPU_TXD2 <9> TEST17 TEST23
G2 AA1 T6 TPC28T 1 E7 AE8 1 T7 TPC28T
<9> HT_CPU_RXD#2 L0_CADIN_L2 L0_CADOUT_L2 HT_CPU_TXD#2 <9> TEST16 TEST22
E1 AC2 +1.8V T8 TPC28T 1 F7 AB8 R7231 1 2 300Ohm
<9> HT_CPU_RXD1 L0_CADIN_H1 L0_CADOUT_H1 HT_CPU_TXD1 <9> TEST15 TEST21
F1 AC3 T10 TPC28T 1 C7 AF7 1 T11 TPC28T
<9> HT_CPU_RXD#1 L0_CADIN_L1 L0_CADOUT_L1 HT_CPU_TXD#1 <9> TEST14 TEST20
E3 AD1 T12 TPC28T 1 AC8
<9> HT_CPU_RXD0 L0_CADIN_H0 L0_CADOUT_H0 HT_CPU_TXD0 <9> TEST12
E2 AC1 T13 TPC28T J7
<9> HT_CPU_RXD#0 L0_CADIN_L0 L0_CADOUT_L0 HT_CPU_TXD#0 <9> TEST28_H




1
C3 H8 GND
SOCKET638 C7473 TEST7 TEST28_L
AA6 TEST6 TEST27 AF8
0.1UF/10V W7 AE6 R7232 1 2 300Ohm +1.8V
12G011306381 <8> CPU_THRM_DC
W8
THERMDC TEST26
K8




2
<8> CPU_THRM_DA THERMDA TEST10
Y6 TEST3 TEST8 C4
AB6 TEST2
GND
SOCKET638

Added In-0310

+1.8V
0522




R15
R16
R17
R18
R19
R20
R21
2
2
2
2
2
2