Text preview for : LG_50PG20_Block_Diagram_[SCH].pdf part of LG LG 50PG20 Block Diagram [SCH] LG Monitor LG_50PG20_Block_Diagram_[SCH].pdf
Back to : LG_50PG20_Block_Diagram_[ | Home
Z-SUS DRIVE WAVEFORM
Y-SUS DRIVE WAVEFORM 50PG20 INTERCONNECT DIAGRAM
VZ Bias
(RAMP) SUS-UP
During SMPS Test (Described below), P803 disconnected;
150Vp/p
1) P801 and P802 connected. Y-SUS and Z-SUS will produce sustain waveforms.
2) P801 connected P802 disconnected, Y-SUS will produce sustain waveform, Z-SUS does not.
Y-SUS TP 3) P801 disconnected P802 connected. No SUS waveforms are produced due to a loss of control PWB B+
routed through the Y-SUS PWB.
Vs, Va and M5V 52V (AC) rms Z-SUS TP
P803 Connector "SMPS" to P701 "Main" VS Adj
P801 Use RMS just for a check to see if Z-SUS is running.
Pin Label STBY Run No Load Diode Not for Adjustments
Vs, Va and M5V
P110 72V~83V (AC) rms (RAMP) SUS-DOWN
1, 2 15V 0V 16V 16V 2.26V P802
Z-SUB
(Dark to White) 100uS 3, 4 Gnd Gnd Gnd Gnd Gnd
Y-SUS Top
5, 6 12V 0V 12V 12V 2V FS1 (Vs)
Use RMS just for a check to see if Y-SUS is running. 7, 8 Gnd Gnd Gnd Gnd Gnd P2 / P163 250V 4A Z-SUS TP
P120
Not for Adjustments 9-12 5V 5V 5V 5V 1.7V Pin Label STBY Run
VZB TP
1 SUS-DN 0V 16V
FS201 Vs 13-16 Gnd Gnd Gnd Gnd Gnd VA Adj
2 SUS-UP 0V 16V P3
250V 4A 17 5_V Det 0V 5V 5V 1.56V P6
3 ER-DN Gnd Gnd FS2 (5V)
18 AC Det 5V 5V 5V 2.56V 125V 10A
SMPS 4 ZBIAS 0V 0.48V
P100
P206 19 RL_On 0V 4.5V 0V 2.6V
POWER 5 ZB-CON 0V 0.27V
Discrete Components (Non-IPMs)
P209
Discrete Components
VZB
20 Vs_On 0V 3.2V 0V 2.7V 6 ER-UP 0V 0.1V
SUPPLY
(Non-IPMs)
P130 FG5V 21 M5V_ON 0V 3.2V 0V 2.6V 7 ENABLE 0V 0.06V
Discrete Components
Set-dn 8 none Gnd Gnd
22 AUTO 0V 0V 5V 2.1V Z-SUS TP
Discrete Components
Y-SUS P102 / P111
(Non-IPMs)
9 none 0V 0V
Pin Label STBY Run A/C IN P803
P140 No Connection 10 none 0V 1.93V
(Non-IPMs)
-VY TP 1 CLK 0V 3.2V
R201 P701 11 none 0V 2.66V
2 STB 0V 0.76V
3 OSC1 0V 0V 12 none Gnd Gnd
4 OSC2 0V 3V SMPS Test