gigabyte xp-k8u-x rev 1.0.pdf part of Gigabyte gigabyte xp-k8u-x rev 1.0 gigabyte xp-k8u-x rev 1.0.pdf, Gigabyte gigabyte xp-k8u-x rev 1.0.pdf text manual preview

Text preview for : gigabyte xp-k8u-x rev 1.0.pdf part of Gigabyte gigabyte xp-k8u-x rev 1.0 Gigabyte gigabyte xp-k8u-x rev 1.0.pdf

Back to : gigabyte xp-k8u-x rev 1.0 | Home

5 4 3 2 1

GIGABYTE XP-K8U-X Schematics REV:1.0 DATE: 94/04/04

SHEET TITLE SHEET TITLE
D D

1 COVER SHEET

2 BOM & PCB MODIFY HISTORY

3 BLOCK DIAGRAM

4,5,6,7 AMD K8 CLAWHAMMER

8 ~ 13 ULI M1689 SINGLE CHIP

14 CLOCK GENERATOR

15,16,17 DDR SDRAM DIMMS 1,2,3 & DDR Termination
C C

18 AGP SLOT

19,20 PCI SLOT 1,2,3,4,5

21 IDE , FRONT USB , SATA

22 SMSC LPC I/O

23 BIOS & FDD

24 AUDIO AC97

25 AUDIO JACK & GAMEPORT
B B

26 COM,PRT,KB/MS

27 RTL8100C & USB CONNECTOR

28 VCORE (PWM ISL6568CR)

29 FRONT PANEL

30 VCC12,VCC18,VCC25,VDDQ

31 ATX, DC POWER
COMPONENT SIDE
(0.5 oz. Copper)
VCC SIDE
32 DDR POWER(5VDUAL,3VDUAL,25VSTR,VTTDDR) (1 oz. Copper)
GND SIDE
A (1 oz. Copper) A
SOLDER SIDE
33 POWER SEQUENCE (0.5 oz. Copper)

34 R_USB , RESET AXPER
Title
COVER SHEET
35 H/W SETTING Size Document Number Rev
Custom 1.0
XP-K8U-X
Date: Thursday, July 21, 2005 Sheet 1 of 36
5 4 3 2 1
5 4 3 2 1

XP-K8U-X REV. 1.0 ULi M1689 single chip FOR AMD K8_754
Component value change history Circuit or PCB layout change for next version
Date Change Item Reason Date Change Item
D D

C C

B B

A A

Title
 Size Document Number Rev CustomXP-K8U-X <RevCode> Date: Wednesday, May 11, 2005 Sheet 2 of 36 5 4 3 2 1 5 4 3 2 1 XP-K8U-X REV. 1.0 ULi M1689 single chip FOR AMD K8_754 Component value change history Circuit or PCB layout change for next version Date Change Item Reason Date Change Item Reason D 2005/04/04 Form GA-K8U REV:1.01 to AXPER XP-K8U-X REV:1.0 PCB Modify D For RTCVDD AC plug off drop issue 2005/05/11 FOR PVT C C B B A A AXPER Title BOM & PCB MODIFY HISTORY Size Document Number Rev Custom 1.0 XP-K8U-X Date: Wednesday, May 11, 2005 Sheet 3 of 36 5 4 3 2 1 5 4 3 2 1 XP-K8U-X BLOCK DIAGRAM CPUCLKT CPUCLKC USBCLK SMBDAT System Block Diagram CLK66 SMBCLK D DDR SDRAM CLOCK D AMD K8 CLAWHAMMER GEN LANCLK DIMM 1 Rtt RTM360-803 FWH33 25VSTR=2.5V SSTL-2 / VCC12=1.2V 25VDDA=2.5V DDRVREF=1.25V PCICLK_F VCC25=2.5V VTTDDR=1.25V P.15 Termination ICS950405 SB14CLK 25VSTR=2.5V CPUVREF=1.25V PCICLK0 HT12B=1.2V 25VSTR=2.5V PCICLK1 AUDIO14 P.4,5,6,7 VTTDDR=1.25V P.17 PCICLK2 DIMM 2 LPC14CLK PCICLK3 25VSTR=2.5V LDT DDRVREF=1.25V P.15 PCICLK4 LINK LPC33 P.14 AGP 8X SLOT DIMM 3 VDDQ=1.5V 25VSTR=2.5V GVREF_CG=0.35V or 0.75V DDRVREF=1.25V P.16 C P.18 ULI M1689 C VCC12=1.2V VDDQ=1.5V PCI SLOT 1~5 IDE 1,2 (ATA133) P.19,20 VCC18=1.8V P.21 3VDUAL=3.3V REAR USB2.0 X4 18VSB=1.8V SATA 1,2 FUSEPWR=5V VCC3=3.3V P.21 P.27,34 RTCVDD=3V FRONT USB2.0 X4 FUSEPWR1=5V Analog Out P.21 AVDD=5V P.25 LAN RTL8100C AC'97_ALC 850 B VDD25=2.5V AVDD33=3.3V Analog In B P.27 AVDD=5V P.8,9,10 P.24 AVDD=5V P.25 P.11,12,13 3D Audio Out LPC AVDD=5V Bus P.25 SMSC VOLTAGE MONITOR SPDIF P.22 LPC47M997 P.25 TEMPERATURE MONITOR FWH 5VSB=5V P.22 BIOS P.22 P.23 A A IR SERIAL PARALLEL FLOPPY GAME PORT KEYBOARD/MOUSE P.22 P.26 P.26 P.23 P.23 5VDUAL=5V FUSEVCC=5V AXPER P.26 Title BLOCK DIAGRAM Size Document Number Rev Custom 1.0 XP-K8U-X Date: Wednesday, May 11, 2005 Sheet 4 of 36 5 4 3 2 1 5 4 3 2 1 Clawhammer HT Interface D D VCC12 HT12B SOCKET_754A HT12B D29 VLDT0_A6 VLDT0_B6 AH29 D27 VLDT0_A5 VLDT0_B5 AH27 HT12B D25 AG28 C1 VLDT0_A4 VLDT0_B4 10U/8/X5/6.3V C28 VLDT0_A3 VLDT0_B3 AG26 C26 VLDT0_A2 VLDT0_B2 AF29 B29 VLDT0_A1 VLDT0_B1 AE28 B27 VLDT0_A0 VLDT0_B0 AF25 R1 49.9/6/1 L0_CADIN_H15 T25 L0_CADIN_H15 L0_CADOUT_H15 N26 L0_CADOUT_H15 Near CPU side on Top side R2 49.9/6/1 L0_CADIN_L15 R25 N27 L0_CADOUT_L15 R3 49.9/6/1 L0_CADIN_H14 L0_CADIN_L15 L0_CADOUT_L15 L0_CADOUT_H14 U27 L0_CADIN_H14 L0_CADOUT_H14 L25 R4 49.9/6/1 L0_CADIN_L14 U26 M25 L0_CADOUT_L14 R5 49.9/6/1 L0_CADIN_H13 L0_CADIN_L14 L0_CADOUT_L14 L0_CADOUT_H13 V25 L0_CADIN_H13 L0_CADOUT_H13 L26 R6 49.9/6/1 L0_CADIN_L13 U25 L27 L0_CADOUT_L13 R7 49.9/6/1 L0_CADIN_H12 L0_CADIN_L13 L0_CADOUT_L13 L0_CADOUT_H12 W27 L0_CADIN_H12 L0_CADOUT_H12 J25 R8 49.9/6/1 L0_CADIN_L12 W26 K25 L0_CADOUT_L12 R9 49.9/6/1 L0_CADIN_H11 L0_CADIN_L12 L0_CADOUT_L12 L0_CADOUT_H11 AA27 L0_CADIN_H11 L0_CADOUT_H11 G25 R10 49.9/6/1 L0_CADIN_L11 AA26 H25 L0_CADOUT_L11 R11 49.9/6/1 L0_CADIN_H10 L0_CADIN_L11 L0_CADOUT_L11 L0_CADOUT_H10 C AB25 L0_CADIN_H10 L0_CADOUT_H10 G26 C R12 49.9/6/1 L0_CADIN_L10 AA25 G27 L0_CADOUT_L10 R13 49.9/6/1 L0_CADIN_H9 L0_CADIN_L10 L0_CADOUT_L10 L0_CADOUT_H9 AC27 L0_CADIN_H9 L0_CADOUT_H9 E25 R14 49.9/6/1 L0_CADIN_L9 AC26 F25 L0_CADOUT_L9 R15 49.9/6/1 L0_CADIN_H8 L0_CADIN_L9 L0_CADOUT_L9 L0_CADOUT_H8 AD25 L0_CADIN_H8 L0_CADOUT_H8 E26 R16 49.9/6/1 L0_CADIN_L8 AC25 E27 L0_CADOUT_L8 L0_CADIN_H7 L0_CADIN_L8 L0_CADOUT_L8 L0_CADOUT_H7 T27 L0_CADIN_H7 L0_CADOUT_H7 N29 L0_CADIN_L7 T28 P29 L0_CADOUT_L7 L0_CADIN_H6 L0_CADIN_L7 L0_CADOUT_L7 L0_CADOUT_H6 V29 L0_CADIN_H6 L0_CADOUT_H6 M28 L0_CADIN_L6 U29 M27 L0_CADOUT_L6 L0_CADIN_H5 L0_CADIN_L6 L0_CADOUT_L6 L0_CADOUT_H5 V27 L0_CADIN_H5 L0_CADOUT_H5 L29 L0_CADIN_L5 V28 M29 L0_CADOUT_L5 L0_CADIN_L[0..7] L0_CADIN_L5 L0_CADOUT_L5 L0_CADIN_L[0..7] (9) L0_CADIN_H4 Y29 K28 L0_CADOUT_H4 L0_CADIN_L4 L0_CADIN_H4 L0_CADOUT_H4 L0_CADOUT_L4 L0_CADIN_H[0..7] W29 L0_CADIN_L4 L0_CADOUT_L4 K27 L0_CADIN_H[0..7] (9) L0_CADIN_H3 AB29 H28 L0_CADOUT_H3 L0_CADIN_L3 L0_CADIN_H3 L0_CADOUT_H3 L0_CADOUT_L3 L0_CADOUT_L[0..15] AA29 L0_CADIN_L3 L0_CADOUT_L3 H27 L0_CADOUT_L[0..15] (9) L0_CADIN_H2 AB27 G29 L0_CADOUT_H2 L0_CADIN_L2 L0_CADIN_H2 L0_CADOUT_H2 L0_CADOUT_L2 L0_CADOUT_H[0..15] AB28 L0_CADIN_L2 L0_CADOUT_L2 H29 L0_CADOUT_H[0..15] (9) L0_CADIN_H1 AD29 F28 L0_CADOUT_H1 L0_CADIN_L1 L0_CADIN_H1 L0_CADOUT_H1 L0_CADOUT_L1 L0_CLKOUT_L[0..1] AC29 L0_CADIN_L1 L0_CADOUT_L1 F27 L0_CLKOUT_L[0..1] (9) HT12B L0_CADIN_H0 AD27 E29 L0_CADOUT_H0 L0_CADIN_L0 L0_CADIN_H0 L0_CADOUT_H0 L0_CADOUT_L0 L0_CLKOUT_H[0..1] AD28 L0_CADIN_L0 L0_CADOUT_L0 F29 L0_CLKOUT_H[0..1] (9) R17 49.9/6/1 L0_CLKIN_H1 Y25 J26 L0_CLKOUT_H1 R18 49.9/6/1 L0_CLKIN_L1 L0_CLKIN_H1 L0_CLKOUT_H1 L0_CLKOUT_L1 W25 L0_CLKIN_L1 L0_CLKOUT_L1 J27 L0_CLKIN_H0 Y27 J29 L0_CLKOUT_H0 (9) L0_CLKIN_H0 L0_CLKIN_H0 L0_CLKOUT_H0 L0_CLKIN_L0 Y28 K29 L0_CLKOUT_L0 HT12B L0_CLKIN_L0 (9) L0_CLKIN_L0 L0_CLKOUT_L0 R19 49.9/6/1 L0_CTLIN_H1 R27 N25 B L0_CTLIN_H1 L0_CTLOUT_H1 B R20 49.9/6/1 L0_CTLIN_L1 R26 P25 HOLE5 HOLE6 HOLE1 HOLE2 HOLE3 HOLE4 L0_CTLIN_H0 L0_CTLIN_L1 L0_CTLOUT_L1 L0_CTLOUT_H0 (9) L0_CTLIN_H0 T29 L0_CTLIN_H0 L0_CTLOUT_H0 P28 L0_CTLOUT_H0 (9) L0_CTLIN_L0 R29 P27 L0_CTLOUT_L0 (9) L0_CTLIN_L0 L0_CTLIN_L0 L0_CTLOUT_L0 L0_CTLOUT_L0 (9) 1 2 17 18 19 20 HYPER TRANSPORT - LINK0 VCC12 VCC12 VCC12 1 C292 C293 C285 C286 C287 C288 C289 C290 C2 C3 + EC1 0.22U/4/X/6.3V 0.22U/4/X/6.3V 0.22U/4/X/6.3V 0.22U/4/X/6.3V 0.22U/4/X/6.3V 0.22U/4/X/6.3V 0.22U/4/X/6.3V 0.22U/4/X/6.3V 10U/8/X5/6.3V/X 22U/12/Y/10V 100U/D/10V/57/X VCORE Near CPU side A COUPON1 COUPON1 1 A 2 COUPON/X VCC12 COUPON2 COUPON2 1 2 COUPON/X VCC IMPEDENCE TESTING COUPON C4 C5 C6 C7 AXPER 1U/6/Y/16V 1U/6/Y/16V/X 1U/6/Y/16V/X 0.22U/4/X/6.3V Title K8 SOCKET 754-1 Size Document Number Rev Custom 1.0 XP-K8U-X Date: Wednesday, May 11, 2005 Sheet 5 of 36 5 4 3 2 1 5 4 3 2 1 Place a cap every 0.5 in. on VTTDDR traces between CPU and DDR. MD[0..63] MD[0..63] (17) MAA[0..13] MAA[0..13] (15,17) -DQS[0..17] -DQS[0..17] (17) VTTDDR R21 51.1/6/1/X SOCKET_754B VTTDDR VTTDDR VTTDDR_SENSE AE13 D17 (32) VTTDDR_SENSE VTT_SENSE VTT_A4 D A18 D CPUVREF VTT_A1 C8 C9 C10 C11 C12 VTT_A2 B17 CPUVREF AG12 C17 0.22U/4/X/6.3V 0.22U/4/X/6.3V 0.22U/4/X/6.3V/X 0.22U/4/X/6.3V/X 0.22U/4/X/6.3V/X MEMVREF1 VTT_A3 VTT_B1 AF16 R22 10/6/1 MEMZN D14 AG16 25VSTR MEMZN VTT_B2 R23 10/6/1 MEMZP C14 AH16 MEMZP VTT_B3 VTTDDR VTT_B4 AJ17 MEMRESET_L AG10 MAB[0..13] AE8 MEMCKEA MAB[0..13] (15,16,17) MEMCKEA MEMCKEA (15,16,17) AE7 MEMCKEB C13 C14 C15 C16 C17 MEMCHECK[0..7] MEMCKEB MEMCKEB (15,16,17) MD63 A16 0.22U/4/X/6.3V 0.22U/4/X/6.3V/X 0.22U/4/X/6.3V/X 0.1U/4/Y/16V 0.1U/4/Y/16V/X MEMCHECK[0..7] (17) MEMDATA63 MD62 B15 D10 DCLK7 MEMBANKA[0..1] MEMDATA62 MEMCLK_H7 DCLK7 (15,17) MD61 A12 C10 -DCLK7 MEMBANKA[0..1] (15,17) MEMDATA61 MEMCLK_L7 -DCLK7 (15,17) MD60 B11 E12 MEMBANKB[0..1] MD59 MEMDATA60 MEMCLK_H6 VTTDDR MEMBANKB[0..1] (15,16,17) A17 MEMDATA59 MEMCLK_L6 E11 MD58 A15 AF8 DCLK5 -CS[0..5] MEMDATA58 MEMCLK_H5 DCLK5 (15,17) MD57 C13 AG8 -DCLK5 -CS[0..5] (15,16,17) MEMDATA57 MEMCLK_L5 -DCLK5 (15,17) MD56 A11 AF10 MD55 MEMDATA56 MEMCLK_H4 A10 MEMDATA55 MEMCLK_L4 AE10 MD54 B9 V3 C18 C19 C20 C21 MD53 MEMDATA54 MEMCLK_H3 100P/4/N/50V/X 100P/4/N/50V/X 1n/4/X/50V 1n/4/X/50V/X C7 MEMDATA53 MEMCLK_L3 V4 MD52 A6 K5 MD51 MEMDATA52 MEMCLK_H2 C11 MEMDATA51 MEMCLK_L2 K4 MD50 A9 R5 DCLK1 MEMDATA50 MEMCLK_H1 DCLK1 (16,17) MD49 A5 P5 -DCLK1 MEMDATA49 MEMCLK_L1 -DCLK1 (16,17) Locate close to CPU socket MD48 B5 P3 DCLK0 MEMDATA48 MEMCLK_H0 DCLK0 (15,17) C MD47 C5 P4 -DCLK0 C MEMDATA47 MEMCLK_L0 -DCLK0 (15,17) MD46 A4 MD45 MEMDATA46 E2 MEMDATA45 MEMCS_L7 D8 MD44 E1 C8 VTTDDR MD43 MEMDATA44 MEMCS_L6 -CS5 A3 MEMDATA43 MEMCS_L5 E8 MD42 B3 E7 -CS4 MD41 MEMDATA42 MEMCS_L4 -CS3 E3 MEMDATA41 MEMCS_L3 D6 MD40 F1 E6 -CS2 MD39 MEMDATA40 MEMCS_L2 -CS1 C22 C23 C24 C25 C26 C27 G2 MEMDATA39 MEMCS_L1 C4 MD38 G1 E5 -CS0 10U/8/X5/6.3V 10U/8/X5/6.3V/X 10U/8/X5/6.3V/X 10U/8/X5/6.3V 10U/8/X5/6.3V/X 10U/8/X5/6.3V MD37 MEMDATA38 MEMCS_L0 L3 MEMDATA37 MD36 L1 H5 -SRASA MEMDATA36 MEMRASA_L -SRASA (15,17) MD35 G3 D4 -SCASA MEMDATA35 MEMCASA_L -SCASA (15,17) MD34 J2 G5 -SWEA MEMDATA34 MEMWEA_L -SWEA (15,17) MD33 L2 MD32 MEMDATA33 MEMBANKA1 VTTDDR VTTDDR M1 MEMDATA32 MEMBANKA1 K3 MD31 W1 H3 MEMBANKA0 MD30 MEMDATA31 MEMBANKA0 W3 MEMDATA30 MD29 AC1 E13 MD28 MEMDATA29 RSVD_MEMADDA15 AC3 MEMDATA28 RSVD_MEMADDA14 C12 MD27 W2 E10 MAA13 C28 C29 + MD26 MEMDATA27 MEMADDA13 MAA12 10U/8/X5/6.3V 10U/8/X5/6.3V EC2 C299 Y1 MEMDATA26 MEMADDA12 AE6 MD25 AC2 AF3 MAA11 1000U/D/6.3V/8C 22U/12/Y/10V MD24 MEMDATA25 MEMADDA11 MAA10 AD1 MEMDATA24 MEMADDA10 M5 MD23 AE1 AE5 MAA9 MD22 MEMDATA23 MEMADDA9 MAA8 AE3 MEMDATA22 MEMADDA8 AB5 MD21 AG3 AD3 MAA7 MD20 MEMDATA21 MEMADDA7 MAA6 AJ4 MEMDATA20 MEMADDA6 Y5 MD19 AE2 AB4 MAA5 B MEMDATA19 MEMADDA5 B MD18 AF1 Y3 MAA4 MEMDATA18 MEMADDA4 CPUVREF MD17 AH3 V5 MAA3 MD16 MEMDATA17 MEMADDA3 MAA2 AJ3 MEMDATA16 MEMADDA2 T5 MD15 AJ5 T3 MAA1 MD14 MEMDATA15 MEMADDA1 MAA0 25VSTR AJ6 MEMDATA14 MEMADDA0 N5 MD13 AJ7 MD12 MEMDATA13 -SRASB AH9 MEMDATA12 MEMRASB_L H4 -SRASB (15,16,17) MD11 AG5 F5 -SCASB MEMDATA11 MEMCASB_L -SCASB (15,16,17) MD10 AH5 F4 -SWEB CPUVREF MEMDATA10 MEMWEB_L -SWEB (15,16,17) MD9 AJ9 R24 C30 C31 MEMDATA9 MD8 MD7 AJ10 AH11 MEMDATA8 MEMBANKB1 L5 J5 MEMBANKB1 MEMBANKB0 40 150/6/1 0.1U/4/Y/16V 10U/8/X5/6.3V MEMDATA7 MEMBANKB0 MD6 MD5 AJ11 MEMDATA6 MAB15 TP15 MILS CPUVREF AH15 MEMDATA5 RSVD_MEMADDB15 E14 MD4 AJ15 D12 MAB14 TP16 MD3 MEMDATA4 RSVD_MEMADDB14 MAB13 C32 C33 C34 R25 AG11 MEMDATA3  <div id="ezoic-pub-ad-placeholder-110"> <script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>  <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-2156279550025329" data-ad-slot="6566435862" data-ad-format="auto" data-full-width-responsive="true"></ins> <script> (adsbygoogle = window.adsbygoogle || []).push({}); </script> </div>   <script async src="https://www.googletagmanager.com/gtag/js?id=UA-2001630-7"></script> <script> window.dataLayer = window.dataLayer || []; function gtag(){dataLayer.push(arguments);} gtag('js', new Date()); gtag('config', 'UA-2001630-7'); </script> </body> </html>