Text preview for : MS-6782.pdf part of Microstar MS-6782 Microstar MS-6782.pdf



Back to : MS-6782.pdf | Home

5 4 3 2 1




CPU:
MS-6782 Ver:10A Pentium4 socket-478 Processor
System Chipset:
SIS648FX(NB) + SIS963LC1(SB)
D D
On Board Function Chip:
LPC I/O-W83697HF
VRM 10 Socket 478 CPU Clock

FSB400/533/800
Audio Codec-Realtek ALC201A
Expansion Slot:
AGP3.0 Slot*1



Command



Address BUS



Data BUS
DDR DIMM
Terminator PCI2.2 Slot*5



NB Clock
Data BUS
C
NB ZCLK C
Clock Gen
AGP Clock
3 DDR CPU Clock CONTENT
SIS648FX Address BUS Modules CPU Clock 01-Block drigrame & Cover sheet
NB Clock
NB Clock 02-Power Div & Specification
NB ZCLK 03-Intel 478 CPU part 1
Command
AGP 4X/8X AGP BUS NB ZCLK 04-Intel 478 CPU part 2
SB ZCLK
SB ZCLK 05-Main Clock Gen.
AGP Clock 06-Clock Buffer
HyperZip




AGP Clock 07-VRM 10.0
PCI Clock
PCI Clock 08-SIS648FX-1 Host & AGP
USB Clock 09-SIS648FX-2 Memory
USB Clock 10-SIS648FX-3/4 Power & HyperZip
USB PC to PC DDR DIMM I/O Clock
PCI Clock Buffer I/O Clock 11-AGP slot & Pull-UP/DN resistor
SB 14MHz 12-DIMM 1 & 2
SB 14MHz SB 14MHz 13-DIMM 3
USB
B
Port
SIS963L SB ZCLK 14-DDR Terminator B
1-6
USB 1.1/2.0 BUS 15-SIS963L-1 PCI & IDE & HyperZip
PCI BUS 16-SIS963L-2 MISC.
USB Clock 17-SIS963L-3/4 USN & Power
18-USB port
19-PCI slot 1& 2 &3
21-PCI slot 4 & 5
LPC Interface




22-AC'97 CODEC
PCI Clock 23-IDE1/2 & PS2
PCI Conn 1-5




AC97 Codec AC97 Link BUS 24-W83697HF I/O & BIOS
Realtek 25-Com/Parallel port
ALC201A
I/O Clock 26-ATX & F-Panel & Audio-port
UltraDMA
33/66/100/133 27-MS5 ACPI Controller
Keyboard 28-Decoupling Capacitor
Mouse W83697HF 29-Manual part & GPIO define
Floopy LPC I/O IDE connector 1 30-Revision History
A Parallel A
IDE connector 2
Serial


SamSung Electronics
ISA Flash ROM Title
Cover Sheet & Block Diagram
Size Document Number Rev
Euclid2 (MS-6782) 10A
Custom
Date: Wednesday, October 29, 2003 Sheet 1 of 30
5 4 3 2 1
5 4 3 2 1




ATX 12V POWER Supply

3.3V 5V 5VSB 12V Power Delivery Map
1A



D D

VRM 10 Center Processer Unit



5VDU VREG


NB-SIS648
3VSB VREG
Core Power


1.8V VREG Z-Link BUS


Memory Interface
VDIMM VREG
AGP Interface

C C

VDDQ VREG



2.5V VREG DDR Memory



SB-SIS963

Core Power


Z-Link BUS




Clock Generator
B B




Clock Buffer



AGP slot



PCI slot



RT8100BL H/W LAN



IDE Raid

A A




SamSung Electronics
Title
Power Delivery
Size Document Number Rev
Euclid2 (MS-6782) 10A
Custom
Date: Wednesday, October 29, 2003 Sheet 2 of 30
5 4 3 2 1
5 4 3 2 1


VCC_SENSE 7
VSS_SENSE 7
CPU GTL REFERNCE VOLTAGE BLOCK
CPUVID_GD 7,27 VCCP
VID5 7
VID4 7
HA#[3..31] VID3 7 Length < 1.5inch. R82
8 HA#[3..31] VID2 7 2/3*Vccp 49.9RST
VID1 7 GTLREF1
VID0 7




HA#31
HA#30
HA#29

HA#27
HA#26

HA#24

HA#22
HA#21
HA#20
HA#19

HA#17
HA#16

HA#14
HA#12
HA#11
HA#10
HA#28


HA#25
HA#23




HA#18


HA#15
HA#13




HA#7


HA#4
HA#9
HA#8

HA#6
HA#5
HA#3
C45 C46 C50 R77




VID4
VID3

VID1
VID0
VID5


VID2
D 1u 220p 1u 100RST D
Open-D




AD26
AC26
AE25




AD2
AD3
AB1




AE1
AE2
AE3
AE4
AE5
M1

M4
M3

M6
W2



W1
U3A




U4


R6


U3

U1

R3


R2

N5
N4
N2

N1
Y1

V3




V2


P6



P4
P3




K1
K4
K2



A5
A4
T5



T4



T2




T1




L2

L3

L6




VIDPWRGD
DBR




ITP_CLK1
ITP_CLK0


VID5#
VID4#
VID3#
VID2#
VID1#
VID0#
A35#
A34#
A33#
A32#
A31#
A30#
A29#
A28#
A27#
A26#
A25#
A24#
A23#
A22#
A21#
A20#
A19#
A18#
A17#
A16#
A15#
A14#
A13#
A12#
A11#
A10#
A9#
A8#
A7#
A6#
A5#
A4#
A3#



VCC_SENSE
VSS_SENSE
VCCP
HDBI#0 E21
8 HDBI#0 HDBI#1 G25 DBI0# AA21 GTLREF1
8 HDBI#1 HDBI#2 DBI1# GTLREF3 GTLREF2 Length < 1.5inch. R22
P26 AA6
8 HDBI#2 HDBI#3 V21 DBI2# GTLREF2 F20 2/3*Vccp X_49.9RST
8 HDBI#3 DBI3# GTLREF1 F6 GTLREF2
AC3 GTLREF0
IERR# BPM# 5 C40 C41 R21
V6 AB4
FERR# B6 MCERR# BPM5# AA5 BPM# 4 220p 220p X_100RST
16 FERR# FERR# BPM4#
STPCLK# Y4 Y6
16 STPCLK# STPCLK# BPM3#
AA3 AC4
INIT# W5 BINIT# BPM2# AB5 BPM# 1
16 INIT# INIT# BPM1#
AB2 AC6 BPM# 0
RSP# BPM0#
8 HDBSY# HDBSY# H5 H3 HREQ#4 HREQ#4 8 Every pin put one 220pF cap near it.
HDRDY# H2 DBSY# REQ4# J3 HREQ#3
8 HDRDY# DRDY# REQ3# HREQ#3 8
HTRDY# J6 J4 HREQ#2 Trace Width 15mils, Space 15mils.
8 HTRDY# TRDY# REQ2# HREQ#1 HREQ#2 8
K5 HREQ#1 8
HADS# G1 REQ1# J1 HREQ#0
8 HADS#
HLOCK# G4 ADS# REQ0# AD25
HREQ#0 8 Keep the voltage dividers within 1.5 inches of the
8 HLOCK# HBNR# LOCK# TESTHI12 R81 56
8 HBNR# G2 A6 first GTLREF Pin
HIT # F3 BNR# TESTHI11 Y3
8 HIT# HIT# TESTHI10
HITM# E3 W4 R39 56
8 HITM# HBPRI# HITM# TESTHI9
8 HBPRI# D2 U6
HDEFER# E2 BPRI# TESTHI8 AB22
8 HDEFER# DEFER# TESTHI7
C AA20 C
TDI_CPU C1 TESTHI6 AC23 R80 56
TDO_CPU TDI TESTHI5
TMS_CPU
D5
F7 TDO
TMS
TESTHI4
TESTHI3
AC24
AC20 CPU STRAPPING RESISTORS
TRST#_CPU
TCK_CPU
E6
TRST# TESTHI2
AC21 CLOSED TO SOCKET478
D4 AA2 R86 56
TCK TESTHI1 VCCP
AD24
TESTHI0
VCCP
R380 X_4.7K Socket478-1 BCLK1#
BCLK0#
AF23
AF22
CPUCLK-0
CPUCLK0
5
5
VCCP


7 BOOTSEL AD1 THERMTRIP# R64 X_62
R76 AE26 BOOTSEL F4 HRS#2 TDI_CPU R61 150
X_0 OPTIMIZED/COMPAT# RS2# HRS#1 HRS#2 8 FERR# R40
G5 HRS#1 8 X_62
CPU_TMPA B3 RS1# F1 HRS#0 PROCHOT # R10 X_62
24 CPU_TMPA THERMDA RS0# HRS#0 8
C4 BREQ# 0 R60 49.9RST
THERMTRIP# THERMDC CPURST# R83 49.9RST
16 THERMTRIP# A2 V5
THERMTRIP# AP1# AC1 PWRGD_CPU R87 49.9RST
R75 33 AF26 AP0# H6 BREQ# 0
PROCHOT # SKTOCC# BR0# BREQ# 0 8 BPM# 0 R37 49.9RST
16,24 PROCHOT # C3
IGNNE# B2 PROCHOT# P1 R43 49.9RST BPM# 1 R18 49.9RST
16 IGNNE# IGNNE# COMP1
16 SMI# SMI# B5 L24 R85 49.9RST * Short trace BPM# 4 R19 49.9RST
A20M# C6 SMI# COMP0 BPM# 5 R38 49.9RST
16 A20M# CPUSLP# AB26 A20M
16 CPUSLP# L25
A22 SLP# DP3# K26 STPCLK# R23 X_56
A7 RESERVED DP2# K25
RESERVED DP1# INIT# R11 X_56
J26
DP0#
AE21 R5 HADSTB#1 SMI# R9 X_56
RESERVED ADSTB1# HADSTB#0 HADSTB#1 8
AF24 L5 HADSTB#0 8
AF25 RESERVED ADSTB0# W23 HDSTB3 CPUSLP# R20 X_56
RESERVED DSTBP3# HDSTB3 8
8 PWRGD_CPU PWRGD_CPU
AB23 P23 HDSTB2 HDSTB2 8
B CPURST# AB25 PWRGOOD DSTBP2# J23 HDSTB1 A20M# R12 X_56 B
8 CPURST# HD#63 RESET# DSTBP1# HDSTB0 HDSTB1 8
AA24 F21 HDSTB0 8
HD#62 AA22 D63# DSTBP0# W22 HDSTB#3 INTR R13 X_56
D62# DSTBN3# HDSTB#3 8
HD#61 AA25 R22 HDSTB#2
HD#60 D61# DSTBN2# HDSTB#1 HDSTB#2 8 NMI R14 X_56
Y21 K22 HDSTB#1 8
HD#59 Y24 D60# DSTBN1# E22 HDSTB#0
D59# DSTBN0# HDSTB#0 8
HD#58 Y23 E5 NMI IGNNE# R15 X_56
HD#57 D58# LINT1 INTR NMI 16
W25 D1 INTR 16
HD#56 Y26 D57# LINT0

BSEL0
BSEL1
HD#55 W26 D56#
D53#
D52#
D51#
D50#
D49#
D48#
D47#
D46#
D45#
D44#
D43#
D42#
D41#
D40#
D39#
D38#
D37#
D36#
D35#
D34#
D33#
D32#
D31#
D30#
D29#
D28#
D27#
D26#
D25#
D24#
D23#
D22#
D21#
D20#
D19#
D18#
D17#
D16#
D15#
D14#
D13#
D12#
D11#
D10#




D55#
D9#
D8#
D7#
D6#
D5#
D4#
D3#
D2#
D1#
D0#
HD#54 V24
D54# PWRGD_CPU C55 X_150p
M26

M24


M23




M21




AD6
AD5

CPURST# C51 X_150p
G26




G23




G22
U21

U23
U24
U26




R24
R25

R21
N25
N26

N23


N22

H25




H24


D26




H22
D25

D23
C26
H21


C24
C23
D22
C21
V22

V25




P24




P21



K23




E25



E24




B25


B24


A25
A23
B22
B21
T23
T22
T25
T26




F26

F24
F23
L22