Text preview for : msi_cr400_ms-1451_rev_1.2_sch.pdf part of MSI msi cr400 ms-1451 rev 1.2 sch MSI msi_cr400_ms-1451_rev_1.2_sch.pdf



Back to : msi_cr400_ms-1451_rev_1.2 | Home

A B C D E




MS-1451 VER : 1.2 05/20 Penryn DC JACK
CHARGER
MAX8724
Page 28
&
Page 3,4 Selector LDO
1 +3V +5V 1

Page 27 +1_1VSUS
TPS51125 APL5915
HOST Page 29 Page 29
166/200/266 MHZ 4X

SYS POWER +MCP79_CORE
SC411
CRT Page 31
RGB
Page 18 NORTH
BRIDGE +VTT(1.05V)
Dual Channel DDRII
LVDS LVDS 667/800 MHZ TPS51117
nVIDIA DDR-SODIMM0 Page 31
Page 18 Page 8
MCP79 Dual Channel DDRII LDO
+1_8VDIMM
667/800 MHZ SMDDR_VTERM
DDR-SODIMM1
Page 9 TPS51117 APL5331
Page 30 Page 30
Page 5~7,11~16
2 2

LDO LDO
+1_1VRUN +1_5VRUN
SPI BIOS APL5915 AZ1117
Page 32 Page 32
MINI PCIE Page 15
EXPRESS
CARD Conn.x1 +3VRUN
Page 23 CPU POWER
Page 24 SATA DVD/CDROM
Page 20 ISL6262A
Page 33
PCIE-LAN
RTL8201CL SATA
Page 22 HDD
PCI-EXPRESS Page 20

4 IN 1 CARD USB1.1/2.0
RTS5159
Page 21 USB1.1/2.0

3 3


MMC/SD ALC662 Azalia
Connectors Camera Mini_PCIE New_CARD Bluetooth
MS PRO Page 25
USB 0,7,8 USB 5 USB 4 USB 3 USB 2
MDC Page 17 Page 20 Page 23 Page 24 Page 24
Page 24
Internal SPK
Internal MIC LPC BUS LPC DUBUG
Earphone Page 19

MIC
KBC SPI
TP & KB EC
Page 26 Page 19 ENE 3925 Page 19
Page 19




4 4




MICRO-STAR INT'L CO.,LTD.
Title
BLOCK DIAGRAM
Size Document Number Rev
C 1.2

Date:
MS-1451
Wednesday, May 20, 2009 Sheet 1 of 37
A B C D E
A B C D E




H_A#[35:3]
{5} H_A#[35:3]
H_RS#[2:0]
{5} H_RS#[2:0]
H_REQ#[4:0]
{5} H_REQ#[4:0]

VTT

1 U15A 1
H_A#3 J4 H1
A[3]# ADS# H_ADS# {5}




ADDR GROUP_0
ADDR GROUP_0
H_A#4 L5 E2
A[4]# BNR# H_BNR# {5}
H_A#5 L4 G5 H_PROCHOT# R199 68R0402
A[5]# BPRI# H_BPRI# {5}
H_A#6 K5
H_A#7 A[6]# IERR# R200 56R0402 U15B
M3 A[7]# DEFER# H5 H_DEFER# {5} {5} H_D#[63:0] H_D#[63:0] {5}
H_A#8 N2 F21 H_D#0 E22 Y22 H_D#32
A[8]# DRDY# H_DRDY# {5} D[0]# D[32]#
H_A#9 J1 E1 RN17 H_D#1 F24 AB24 H_D#33
A[9]# DBSY# H_DBSY# {5} D[1]# D[33]#
H_A#10 N3 8P4R-56R0402 H_D#2 E26 V24 H_D#34
A[10]# D[2]# D[34]#




DATA GRP 0
DATA GRP 0
H_A#11 P5 F1 HTCK 1 2 H_D#3 G22 V26 H_D#35
A[11]# BR0# H_BREQ# {5} D[3]# D[35]#
H_A#12 HTMS H_D#4 H_D#36




DATA GRP 2
P2 A[12]# 3 4 F23 D[4]# D[36]# V23
H_A#13 L2 D20 IERR# HTDI 5 6 H_D#5 G25 T22 H_D#37




CONTROL
H_A#14 A[13]# IERR# PREQ# H_D#6 D[5]# D[37]# H_D#38
P4 A[14]# INIT# B3 H_INIT# {5} 7 8 E25 D[6]# D[38]# U25
H_A#15 P1 H_D#7 E23 U23 H_D#39
H_A#16 A[15]# HTRST# R186 56R0402 H_D#8 D[7]# D[39]# H_D#40
R1 A[16]# LOCK# H4 H_LOCK# {5} K24 D[8]# D[40]# Y25
M1 H_D#9 G24 W22 H_D#41
{5} H_ADSTB#0 ADSTB[0]# D[9]# D[41]#
C1 H_D#10 J24 Y23 H_D#42
RESET# H_CPURST# {5} D[10]# D[42]#
H_REQ#0 K3 F3 H_RS#0 H_D#11 J23 W24 H_D#43
H_REQ#1 REQ[0]# RS[0]# H_RS#1 H_D#12 D[11]# D[43]# H_D#44
H2 REQ[1]# RS[1]# F4 H22 D[12]# D[44]# W25
H_REQ#2 K2 G3 H_RS#2 H_D#13 F26 AA23 H_D#45
H_REQ#3 REQ[2]# RS[2]# H_D#14 D[13]# D[45]# H_D#46
J3 REQ[3]# TRDY# G2 H_TRDY# {5} K22 D[14]# D[46]# AA24
H_REQ#4 L1 H_D#15 H23 AB25 H_D#47
REQ[4]# D[15]# D[47]#
HIT# G6 H_HIT# {5} {5} H_DSTBN#0 J26 DSTBN[0]# DSTBN[2]# Y26 H_DSTBN#2 {5}
H_A#17 Y2 E4 H26 AA26
A[17]# HITM# H_HITM# {5} {5} H_DSTBP#0 DSTBP[0]# DSTBP[2]# H_DSTBP#2 {5}
H_A#18 U5 H25 U22
A[18]# {5} H_DINV#0 DINV[0]# DINV[2]# H_DINV#2 {5}
2 H_A#19 R3 AD4 2
A[19]# BPM[0]# TP25 {5} H_D#[63:0]
ADDR GROUP_1
ADDR GROUP_1




H_A#20 W6 AD3
A[20]# BPM[1]# TP22 H_D#[63:0] {5}
H_A#21 U4 AD1 H_D#16 N22 AE24 H_D#48
A[21]# BPM[2]# TP21 D[16]# D[48]#
H_A#22 H_D#17 H_D#49
XDP/ITP SIGNALS




Y5 A[22]# BPM[3]# AC4 TP9 K25 D[17]# D[49]# AD24
H_A#23 U1 AC2 H_D#18 P26 AA21 H_D#50
A[23]# PRDY# TP19 D[18]# D[50]#
H_A#24 R4 AC1 PREQ# H_D#19 R23 AB22 H_D#51
H_A#25 A[24]# PREQ# HTCK VTT H_D#20 D[19]# D[51]# H_D#52
T5 A[25]# TCK AC5 L23 D[20]# D[52]# AB21




DATA GRP 1
DATA GRP 1
H_A#26 T3 AA6 HTDI H_D#21 M24 AC26 H_D#53
H_A#27 A[26]# TDI H_D#22 D[21]# D[53]# H_D#54




DATA GRP 3
W2 A[27]# TDO AB3 TP8 L22 D[22]# D[54]# AD20
H_A#28 W5 AB5 HTMS H_D#23 M23 AE22 H_D#55
H_A#29 A[28]# TMS HTRST# R142 H_D#24 D[23]# D[55]# H_D#56
Y4 A[29]# TRST# AB6 P25 D[24]# D[56]# AF23
H_A#30 U2 C20 1KR1%0402 H_D#25 P23 AC25 H_D#57
A[30]# DBR# TP28 D[25]# D[57]#
H_A#31 V4 H_D#26 P22 AE21 H_D#58
H_A#32 A[31]# H_D#27 D[26]# D[58]# H_D#59
W3 A[32]# T24 D[27]# D[59]# AD21
H_A#33 AA4 THERMAL H_D#28 R24 AC22 H_D#60
H_A#34 A[33]# H_D#29 D[28]# D[60]# H_D#61
AB2 A[34]# Within 0.5" L25 D[29]# D[61]# AD23
H_A#35 AA3 D21 H_PROCHOT# H_D#30 T25 AF22 H_D#62
A[35]# PROCHOT# H_PROCHOT# {5,33} D[30]# D[62]#
V1 A24 THERMDA R143 H_D#31 N25 AC23 H_D#63
{5} H_ADSTB#1 ADSTB[1]# THERMDA D[31]# D[63]#
B25 THERMDC 2KR1%0402 L26 AE25
THERMDC {5} H_DSTBN#1 DSTBN[1]# DSTBN[3]# H_DSTBN#3 {5}
{5} H_A20M# A6 A20M# {5} H_DSTBP#1 M26 DSTBP[1]# DSTBP[3]# AF24 H_DSTBP#3 {5}
ICH
ICH




{5} H_FERR# A5 FERR# THERMTRIP# C7 PM_THRMTRIP# {5} {5} H_DINV#1 N24 DINV[1]# DINV[3]# AC20 H_DINV#3 {5}
{5} H_IGNNE# C4 IGNNE# GTLREF AD26 R26 COMP0 R239 27.4R1%
TEST1 GTLREF COMP[0] COMP1 R240 54.9R1%0402
{5} H_STPCLK# D5 STPCLK# C23 TEST1 MISC COMP[1] U26
C6 H CLK TEST2 D25 AA1 COMP2 R96 27.4R1%
{5} H_INTR LINT0 TEST2 COMP[2]
3 B4 A22 TEST3 C24 Y1 COMP3 R95 54.9R1%0402 3
{5} H_NMI LINT1 BCLK[0] CLK_CPU_BCLK {5} TP33 TEST3 COMP[3]
{5} H_SMI# A3 SMI# BCLK[1] A21 CLK_CPU_BCLK# {5} AF26 TEST4
R204 R238 TEST5 AF1 E5
TP7 TEST5 DPRSTP# H_DPRSTP# {5,33}
M4 X_1KR0402 X_1KR0402 TEST6 A26 B5
BPM_2#[1] TP35 TEST6 DPSLP# H_DPSLP# {5}
N5 TEST7 C3 D24
BPM_2#[0] TP20 TEST7 DPWR# H_DPWR# {5}
T2 THRMDA_2 {5} CPU_BSEL0 B22 BSEL[0] PWRGOOD D6 H_PWRGD {5}
V3 THRMDC_2 {5} CPU_BSEL1 B23 BSEL[1] SLP# D7 H_CPUSLP# {5}
B2 BPM_2#[2] {5} CPU_BSEL2 C21 BSEL[2] PSI# AE6 PSI# {33}
RESERVED




D2 RSVD[06] Cap close to
D22 Penryn
GTLREF2
D3 TDO_M thermal sensor
F6 TDI_M Within 0.5"
THERMDA
25mils Spacing
+3VRUN COMP0,2 --> 18mils
U16
COMP1,3 --> 5mils
Penryn C319
Trace : 10/10/20 1 8 SMB_CPU_CLK
VDD SMBCLK SMB_CPU_CLK {19}
2200P50X0402
2 7 SMB_CPU_DATA
D+ SMBDATA SMB_CPU_DATA {19}
THERMDC 3 6 THERMAL_INT#
D- ALERT# THERMAL_INT# {15,19}
4 T_CRIT_A# GND 5

4 C317 EMC1402_MSOP8 4

0.1U10X0402

Close to CPU socket +3VRUN MICRO-STAR INT'L CO.,LTD.
Title
SMB_CPU_CLK R229 2.2KR0402 PENRYN-1 (HOST BUS)
SMB_CPU_DATA R230 2.2KR0402 Size Document Number Rev
Custom 1.2

Date:
MS-1451
Wednesday, May 20, 2009 Sheet 3 of 37
A B C D E
A B C D E




close to cpu socket
VTT




1
C155 C212 C213 C153 C211 C154 C224
0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 X_0.1U10X0402 0.1U10X0402 X_0.1U10X0402 X_220U2.5S
U15D




2
1 A4 P6 1
VSS[001] VSS[082]
A8 VSS[002] VSS[083] P21
A11 VSS[003] VSS[084] P24
A14 VSS[004] VSS[085] R2
A16 VSS[005] VSS[086] R5
A19 VSS[006] VSS[087] R22
A23 VSS[007] VSS[088] R25
AF2 T1 V_CORE V_CORE V_CORE
VSS[008] VSS[089] U15C
B6 VSS[009] VSS[090] T4 (67A)
B8 VSS[010] VSS[091] T23 A7 VCC[001] VCC[068] AB20
B11 VSS[011] VSS[092] T26 A9 VCC[002] VCC[069] AB7
B13 VSS[012] VSS[093] U3 A10 VCC[003] VCC[070] AC7
B16 VSS[013] VSS[094] U6 A12 VCC[004] VCC[071] AC9
B19 U21 A13 AC12 C309 C303 C302 C308 C306 C307
VSS[014] VSS[095] VCC[005] VCC[072]
B21 VSS[015] VSS[096] U24 A15 VCC[006] VCC[073] AC13
B24 V2 A17 AC15 X_10U6.3X0805 X_10U6.3X0805 X_10U6.3X0805 X_10U6.3X0805 X_10U6.3X0805 X_10U6.3X0805
VSS[016] VSS[097] VCC[007] VCC[074]
C5 VSS[017] VSS[098] V5 A18 VCC[008] VCC[075] AC17
C8 VSS[018] VSS[099] V22 A20 VCC[009] VCC[076] AC18
C11 VSS[019] VSS[100] V25 B7 VCC[010] VCC[077] AD7
C14 VSS[020] VSS[101] W1 B9 VCC[011] VCC[078] AD9
C16 VSS[021] VSS[102] W4 B10 VCC[012] VCC[079] AD10
C19 VSS[022] VSS[103] W23 B12 VCC[013] VCC[080] AD12
C2 VSS[023] VSS[104] W26 B14 VCC[014] VCC[081] AD14
C22 VSS[024] VSS[105] Y3 B15 VCC[015] VCC[082] AD15
C25 VSS[025] VSS[106] Y6 B17 VCC[016] VCC[083] AD17
D1 Y21 B18 AD18 V_CORE
VSS[026] VSS[107] VCC[017] VCC[084]
2 D4 VSS[027] VSS[108] Y24 B20 VCC[018] VCC[085] AE9 C189 2
D8 RSVD_03 VSS[109] AA2 C9 VCC[019] VCC[086] AE10
D11 VSS[029] VSS[110] AA5 C10 VCC[020] VCC[087] AE12
D13 VSS[030] RSVD_04 AA8 C12 VCC[021] VCC[088] AE13
D16 VSS[031] VSS[112] AA11 C13 VCC[022] VCC[089] AE15
D19 VSS[032] VSS[113] AA14 C15 VCC[023] VCC[090] AE17 p1 Positive1
D23 VSS[033] VSS[114] AA16 C17 VCC[024] VCC[091] AE18
D26 VSS[034] VSS[115] AA19 C18 VCC[025] VCC[092] AE20
E3 VSS[035] VSS[116] AA22 D9 VCC[026] VCC[093] AF9
E6 VSS[036] VSS[117] AA25 D10 VCC[027] VCC[094] AF10
E8 VSS[037] VSS[118] AB1 D12 VCC[028] VCC[095] AF12 Negative1 N1
E11 VSS[038] VSS[119] AB4 D14 VCC[029] VCC[096] AF14
E14 VSS[039] VSS[120] AB8 D15 VCC[030] VCC[097] AF15
E16 VSS[040] VSS[121] AB11 D17 VCC[031] VCC[098] AF17
E19 VSS[041] VSS[122] AB13 D18 VCC[032] VCC[099] AF18
E21 AB16 E7 AF20 VTT
VSS[042] VSS[123] VCC[033] VCC[100]
E24 VSS[043] VSS[124] AB19 E9 VCC[034]
F5 VSS[044] VSS[125] AB23 E10 VCC[035] VCCP[01] G21 (2.5A) Negative2 N2
F8 VSS[045] VSS[126] AB26 E12 VCC[036] VCCP[02] V6
F11 VSS[046] VSS[127] AC3 E13 VCC[037] VCCP[03] J6
F13 VSS[047] VSS[128] AC6 E15 VCC[038] VCCP[04] K6
F16 VSS[048] RSVD_07 AC8 E17 VCC[039] VCCP[05] M6
F19 VSS[049] VSS[130] AC11 E18 VCC[040] VCCP[06] J21 P2 Positive
F2 VSS[050] VSS[131] AC14 E20 VCC[041] VCCP[07] K21
F22 VSS[051] VSS[132] AC16 F7 VCC[042] VCCP[08] M21
F25 VSS[052] VSS[133] AC19 F9 VCC[043] VCCP[09] N21
3 G4 VSS[053] VSS[134] AC21 F10 VCC[044] VCCP[10] N6 3
G1 VSS[054] VSS[135] AC24 F12 VCC[045] VCCP[11] R21
G23 AD2 F14 R6 PFAF250E907MCBTE
VSS[055] VSS[136] VCC[046] VCCP[12]
G26 VSS[056] VSS[137] AD5 F15 VCC[047] VCCP[13] T21
H3 VSS[057] VSS[138] AD8 F17 VCC[048] VCCP[14] T6
H6 VSS[058] VSS[139] AD11 F18 VCC[049] VCCP[15] V21
H21 AD13 F20 W21 +1_5VRUN
VSS[059] VSS[140] VCC[050] VCCP[16]
H24 VSS[060] VSS[141] AD16 AA7 VCC[051]
J2 VSS[061] VSS[142] AD19 AA9 VCC[052] VCCA[01] B26 (130mA)
J5 VSS[062] VSS[143] AD22 AA10 VCC[053] VCCA[02] C26 Place Cap close to pin
J22 VSS[063] VSS[144] AD25 AA12 VCC[054]
J25 AE1 AA13 AD6 C327 C333 Trace width > 20
VSS[064] VSS[145] VCC[055] VID[0] CPU_VID0 {33}
K1 AE4 AA15 AF5 V_CORE 0.01U25X0402 X_10U10Y0805
VSS[065] VSS[146] VCC[056] VID[1] CPU_VID1 {33}
K4 VSS[066] BPM_2#[3] AE8 AA17 VCC[057] VID[2] AE5 CPU_VID2 {33}
K23 VSS[067] VSS[148] AE11 AA18 VCC[058] VID[3] AF4 CPU_VID3 {33}
K26 VSS[068] VSS[149] AE14 AA20 VCC[059] VID[4] AE3 CPU_VID4 {33}
L3 AE16 AB9 AF3