Text preview for : 19790013628_1979013628_NSSC-II_Simulator_Mar79.pdf part of IBM 19790013628 1979013628 NSSC-II Simulator Mar79 IBM nasa 19790013628_1979013628_NSSC-II_Simulator_Mar79.pdf
Back to : 19790013628_1979013628_NS | Home
1I11I11111I111I111I1111I111I111I11I1I111I111I1111I11111I1I11111I
3 1176 00133 9408 NASA Technical Memorandum 80067
NASA-TM-8006719790013628
INTERPRETIVE COMPUTER SIMULATOR FOR THE
NASA STANDARD SPACECRAFT COMPUTER-II (NSSC-II)
RUDEEN S. SMITH
AND
MARIE S. NOLAND
MARCH 1979
Nl\SI\
National Aeronautics and
Space Administration
Langley Research Center
Hampton, Virginia 23665
111111111111111111111111111111111111111111111
NF00553
1 Report No 2 Government Accession No 3 Recipient's Catalog No
NASA TM 80067
4 Title and Subtitle 5 Report Date
Interpretive Computer Simulator for the NASA Standard March 1979
Spacecraft Computer-II (NSSC-II) 6 Performing Organization Code
7 Author(s) 8 Performing Organization Report No
Rudeen S. Smith
Marie S. Noland
1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1 10 Work Unit No
9 Performing Organization Name and Address
NASA Langley Research Center 11 Contract or Grant No
Hampton, Virginia 23665
1-_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _--113 Type of Report and Period Covered
12 Sponsoring Agency Name and Address
Technical Memorandum
National Aeronautics and Space Administration 14 Sponsoring Agency Code
Washington, DC 20456
15 Supplementary Notes
16 Abstract
An Interpretive Computer Simulator (ICS) for the NASA Standard Spacecraft
Computer-II (NSSC-II) has been implemented on the CYEER series computer system at
Langley Research Center. The ICS is written in the higher level language PASCAL.
The NSSC-II is basically an IBM System/360 (S/360) with additional short (l6-bit)
and double (64-bit) precision instructions and a 32-bit floating-point instruction
set. The design of the ICS is general enough to be used as a S/360 simulator. The
system is implemented with sixteen 32-bit general registers, 4 floating-point
registers, 64 storage protect registers, a 65K memory, a real-time clock, an
interval timer, and a checkpOint/restart capability. The report describes the
structural design of the ICS, the interrupt handling capabilities, and discusses
the instruction definitions and the implementation of the instructions. Included
in the paper are the instruction timings, an example of the control cards required
to access the ICS system, and a sample program with the associated output. The
output file provides, per instruction, a value race, a time history, and the program
status. A program listing and card deck may be obtained from the Computing Software
Management and Information Center (COSMIC) of the University of Georgia. The ICS
has been used for preliminary verification and testing of NSSC-II flight software
for the Annular Suspension and Pointing System (ASPS) project.
17 Key Words (Suggested by Author(s)) 18 Distribution Statement
ASPS NSSC-1I
PASCAL 1CS Unclassified - Unlimited
CYBER
S/360 Subject Category 61
Software Verification and Testing
19 Security Oasslf (of thiS report) 20 Security Classlf (of thiS page) 21 No of Pages 22 Price