Text preview for : COMPAL_LA-2211-REV_0.6Sec.pdf part of Compal COMPAL LA-2211-REV 0.6Sec Compal COMPAL_LA-2211-REV_0.6Sec.pdf
Back to : COMPAL_LA-2211-REV_0.6Sec | Home
A B C D E
1 1
2
Compal confidential 2
Schematics Document
Mobile Dothan uFCBGA/uFCPGA with
Intel Alviso_GM+ICH6-M core logic
3
2004-09-09 3
REV:06
om
4 4
l.c
ai
tm
ho
Compal Electronics, Inc.
f@
Title
Cover Sheet
in
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
xa
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D 0.6
Custom
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-2211
he
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Thursday, September 09, 2004 Sheet 1 of 48
A B C D E
A B C D E
Compal confidential
File Name : LA-2211
Heavenly
1 1
DOCK/DVI Mobile Dothan/Yonah Clock Generator
Fan Control Thermal Sensor
page 33 page 4
uFCBGA-479/uFCPGA-478 CPU ADM1031AR CY28430-3
page 4,5,6
page 4 page 14
FSB
H_A#(3..31) 400/533MHz H_D#(0..63)
DVI controller SDVO
SiI1362 DDR2 -400/533 DDR-SO-DIMM X2
page 16
Intel Alviso GMCH BANK 0, 1, 2, 3 page 12,13
PCBGA 1257 Dual Channel
CRT/TV-OUT page 7,8,9,10,11
page 15
2 2
USB2.0
LCD CONN USB conn x3
page 16 DMI page 28
PCI-E BUS BT Conn
page 28
PCI BUS
Intel ICH6-M AC-LINK Audio CKT AMP & Audio Jack
AD1981B
page 26 page 27
Gigabit LAN mBGA-609
Mini PCI CardBus Controller
BCM5751M socket page 17,18,19,20
page 23 page 25 TI PCI6611 PATA PATA HDD
3
page 21,22 Connector 18
page 3
Docking CONN.
*RJ-45(LED*2)
RTC CKT. SD/SDIO Slot *RJ-11(Pass Through)
page 18
RJ45/11 CONN Slot 0 LPC BUS *CRT
page 24 page 22 page 21
*COMPOSITE Video Out
*TVOUT
*DVI
Power OK CKT. *LINE IN
page 35 *LINE OUT
*PCI-E x2
Security Module SMSC Super I/O Flash ROM
*Serial Port
Power On/Off CKT. SMSC LPC47N250 LPC47N217 29
*Parallel Port
page 30 page 31 page SST49LF008A *PS/2 x2
page 32
page 31
*USB x2
*DC JACK
COM1 on
om
DC/DC Interface CKT. Touch Pad CONN. Int.KBD
4
page 32 Docking side 4
l.c
page 32 page 33
page 34 FIR
ai
page 30
tm
LPT on
ho
Digitizer Docking side Compal Electronics, Inc.
page 16
f@
Power Circuit DC/DC Title
Block Diagram
in
36,37,38,39,40,41,42,43 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
xa
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D 0.6
Custom
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-2211
he
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Thursday, September 09, 2004 Sheet 2 of 48
A B C D E
A
Voltage Rails Symbol note:
Power Plane Description S0-S1 S3 S5 :means digital ground.
VIN Adapter power supply (19V) N/A N/A N/A
B+ AC or battery power rail for power circuit N/A N/A N/A :means analog ground.
+CPU_CORE Core voltage for CPU ON OFF OFF
+VCCP 1.05V power rail for Processor I/O and MCH core power ON OFF OFF
@ :means reserved.
+0.9VS 0.9V switched power rail for DDRII Vtt ON OFF OFF
+1.5VALW 1.5V always on power rail ON ON ON*
+1.5VS 1.5V switched power rail for PCI-E interface ON OFF OFF
+1.8V 1.8V power rail for DDRII ON ON OFF
+1.8VS 1.8V switched power rail ON OFF OFF
+2.5VALW 2.5V always on power rail ON ON ON*
+2.5VS 2.5V switched power rail for MCH video PLL ON OFF OFF
+3VALW 3.3V always on power rail ON ON ON*
+3V 3V power rail ON ON OFF
+3VS 3.3V switched power rail ON OFF OFF
+5VALW 5V always on power rail ON ON ON*
+5V 5V power rail ON ON OFF
+5VS 5V switched power rail ON OFF OFF
+12VALW 12V always on power rail ON ON ON*
+12V 12V power rail ON ON OFF
+12VS 12Vswitched power rail on power rail ON OFF OFF
RTCVCC RTC power ON ON ON
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.
1 Internal PCI Devices 1
DEVICE PCI Device ID IDSEL #
LAN D8 AD24
Azalia D27 AD11
PCI-E D28 AD12
USB1.1/2.0 D29 AD13
PCI to PCI (DMI to PCI) D30 AD14
AC97 MODEM D30 AD14
AC97 Audio D30 AD14
PATA/SATA D31 AD15
LPC I/F D31 AD15
SMBUS D31 AD15
External PCI Devices
DEVICE PCI Device ID IDSEL # REQ/GNT # PIRQ
Mini-PCI D4 AD20 0 F
CARD BUS D6 AD22 2 ABCD
om
I2C / SMBUS ADDRESSING
l.c
ai
DEVICE HEX ADDRESS
tm
ho
DDR SO-DIMM 0 A0 10100000
Compal Electronics, Inc.
f@
DDR SO-DIMM 1 A2 10100010 Title
CLOCK GENERATOR (EXT.) D2 11010010
in
Notes List
xa
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Custom 0.6
LA-2211
he
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Thursday, September 09, 2004 Sheet 3 of 48
A
5 4 3 2 1
<7> H_A#[3..31] H_D#[0..63] <7>
JP12A
H_A#3 P4 A19 H_D#0
H_A#4
H_A#5
U4
A3#
A4#
Dothan D0#
D1# A25 H_D#1
H_D#2
ITP700FLEX FOR Dothan +VCCP +VCCP
V3 A5# D2# A22
H_A#6 H_D#3 +VCCP
R3 A6# D3# B21
H_A#7 V2 A24 H_D#4 JP19 C296
A7# D4#
2
2
H_A#8 W1 B26 H_D#5 ITP_TDI 1 27 1 2
H_A#9 A8# D5# H_D#6 ITP_TMS TDI VTT0 R240 R238
T4 A9# D6# A21 2 TMS VTT1 28
H_A#10 W2 B20 H_D#7 ITP_TCK 5 26 0.1U_0402_16V4Z
H_A#11 A10# D7# H_D#8 ITP_TDO_R TCK VTAP R243 54.9_0402_1% 54.9_0402_1%
Y4 A11# D8# C20 7 TDO
D H_A#12 H_D#9 ITP_TRST# D
Y1 B24 3 25 1 2 ITP_DBRESET#
1
1
H_A#13 A12# D9# H_D#10 TRST# DBR# 200_0402_1%
U1 A13# D10# D24 DBA# 24
H_A#14 AA3 E24 H_D#11 RESETITP# 12 H_RESET# 2 1 RESETITP# ITP_TDO 2 1 ITP_TDO_R
H_A#15 A14# D11# H_D#12 RESET# ITP_BPM#0
Y3 A15# D12# C26 BPM#0 23 R242 R241
H_A#16 AA2 B23 H_D#13 ITP_TCK 11 21 ITP_BPM#1
H_A#17 A16# D13# H_D#14 FBO BPM#1 ITP_BPM#2 22.6_0402_1% 22.6_0402_1%
AF4 A17# D14# E23 BPM#2 19
H_A#18 AC4 C25 H_D#15 CK_ITP# 8 17 ITP_BPM#3
H_A#19 A18# D15# H_D#16 CK_ITP BCLK# BPM#3 ITP_BPM#4
AC7 A19# D16# H23 9 BCLK BPM#4 15
H_A#20 AC3 G25 H_D#17 13 ITP_BPM#5
H_A#21 A20# D17# H_D#18 BPM#5 +VCCP
AD3 A21# D18# L23 10 GND0
H_A#22 AE4 M26 H_D#19 14
H_A#23 A22# D19# H_D#20 GND1 ITP_TMS ITP_TRST#
AD2 A23# D20# H24 16 GND2 NC1 4 1 2 1 2
H_A#24 AB4 F25 H_D#21 18 6 R236 39.2_0603_1% R237 680_0402_5%
H_A#25 A24# D21# H_D#22 GND3 NC2 ITP_TDI ITP_TCK
AC6 A25# ADDR GROUP DATA GROUP D22# G24 20 GND4 1 2 1 2
H_A#26 AD5 J23 H_D#23 22 R246 150_0402_5% R239 27.4_0402_1%
H_A#27 A26# D23# H_D#24 GND5
AE2 A27# D24# M23
H_A#28 AD6 J25 H_D#25
H_A#29 A28# D25# H_D#26 ITP700-FLEXCON
AF3 A29# D26# L26
H_A#30 AE1 N24 H_D#27
H_A#31 A30# D27# H_D#28
<7> H_REQ#[0..4] AF1 A31# D28# M25
H26 H_D#29
H_REQ#0 D29# H_D#30
R2 REQ0# D30# N25
H_REQ#1 P3 K25 H_D#31
H_REQ#2 REQ1# D31# H_D#32
T2 REQ2# D32# Y26
H_REQ#3 P1 AA24 H_D#33
H_REQ#4 REQ3# D33# H_D#34
T1 REQ4# D34# T25
U23 H_D#35
<7> H_ADSTB#0
H_ADSTB#0
H_ADSTB#1
U3
AE5
ADSTB0#
D35#
D36# V23
R24
H_D#36
H_D#37
Thermal Sensor ADM1032AR
<7> H_ADSTB#1 ADSTB1# D37#
R26 H_D#38
R203 0_0402_5% D38# H_D#39 +3VS
D39# R23
CK_ITP 1 2 CPU_CK_ITP A16 AA23 H_D#40
C <14> CK_ITP CK_ITP# ITP_CLK0 D40# C
<14> CK_ITP# 1 2 CPU_CK_ITP# A15 ITP_CLK1 D41# U26 H_D#41
R199 0_0402_5% V24 H_D#42 2
CLK_CPU_BCLK D42# H_D#43 C273
<14> CLK_CPU_BCLK B15 BCLK0 D43# U25
CLK_CPU_BCLK# B14 HOST CLK V26 H_D#44
<14> CLK_CPU_BCLK# BCLK1 D44#
1
Y23 H_D#45 0.1U_0402_16V4Z
D45# H_D#46 1 R227
D46# AA26
Y25 H_D#47 U16
H_ADS# D47# H_D#48 ICH_SMBCLK 10K_0402_5%
<7> H_ADS# N2 ADS# D48# AB25 1 VDD SCLK 8
H_BNR# L1 AC23 H_D#49
2
<7> H_BNR# H_BPRI# BNR# D49# H_D#50 H_THERMDA ICH_SMBDATA
<7> H_BPRI# J3 BPRI# D50# AB24 2 D+ SDATA 7
H_BR0# N4 AC20 H_D#51 C264
<7> H_BR0# BR0# D51#
H_DEFER# L4 AC22 H_D#52 1 2 H_THERMDC 3 6 THERM_SCI#
<7> H_DEFER# DEFER# D52# D- ALERT# THERM_SCI# <8,19>
H_DRDY# H2 AC25 H_D#53
<7> H_DRDY# DRDY# D53#
H_HIT# K3 AD23 H_D#54 2200P_0402_50V7K THERM# 4 5
<7> H_HIT# HIT# D54# THERM# GND
R172 <7> H_HITM# H_HITM# K4 CONTROL GROUP AE22 H_D#55
H_IERR# HITM# D55# H_D#56 R228
+VCCP 1 2 A4 IERR# D56# AF23
H_LOCK# J2 AD24 H_D#57 +3VS 1 2 ADM1032AR_SOP8
<7> H_LOCK# LOCK# D57#
56_0402_5% H_RESET# B11 AF20 H_D#58
<7> H_RESET# RESET# D58#
AE21 H_D#59 10K_0402_5% Address:100_1100
D59# H_D#60
<7> H_RS#[0..2] D60# AD21
H_RS#0 H1 AF25 H_D#61
H_RS#1 RS0# D61# H_D#62 ICH_SMBCLK
K1 RS1# D62# AF22 <8,12,13,14,19,23> ICH_SMBCLK
H_RS#2 L2 AF26 H_D#63 ICH_SMBDATA
RS2# D63# <8,12,13,14,19,23> ICH_SMBDATA
H_TRDY# M3
<7> H_TRDY# TRDY#
DINV0# D25 H_DINV#0 <7>
DINV1# J26 H_DINV#1 <7>
ITP_BPM#0 C8 T24
BPM0# DINV2# H_DINV#2 <7>
ITP_BPM#1 B8 AD20
BPM1# DINV3# H_DINV#3 <7>
ITP_BPM#2 A9
ITP_BPM#3 BPM2#
C9 BPM3# H_DSTBN#[0..3] <7>
C23 H_DSTBN#0
B ITP_DBRESET# DSTBN0# H_DSTBN#1 B
<19> ITP_DBRESET# A7 DBR# DSTBN1# K24
<7> H_DBSY# H_DBSY# M2 W25 H_DSTBN#2
H_DPSLP# DBSY# DSTBN2# H_DSTBN#3
B7 AE24
<18> H_DPSLP#
<18> H_DPRSTP#
H_DPRSTP#
H_DPWR#
G1
C19
DPSLP#
DPRSTP#
DSTBN3#
DSTBP0# C22
L24
H_DSTBP#0
H_DSTBP#1
H_DSTBP#[0..3] <7>
PWM Fan Control circuit
<7> H_DPWR# ITP_BPM#4 DPWR# DSTBP1# H_DSTBP#2
A10 PRDY# MISC DSTBP2# W24
ITP_BPM#5 B10 AE25 H_DSTBP#3
H_PROCHOT# PREQ# DSTBP3#
B17 PROCHOT# +5VS
H_PWRGOOD E4
<18> H_PWRGOOD H_CPUSLP# PWRGOOD
<7,18> H_CPUSLP# A6 SLP#
ITP_TCK A13
ITP_TDI TCK H_A20M# JP8
C12 TDI A20M# C2 H_A20M# <18>
1
ITP_TDO A12 D3 H_FERR# 1 1
TDO FERR# H_FERR# <18>