Text preview for : Medion laptop motherboard schematic diagram.pdf part of Medion Medion laptop motherboard schematic diagram Medion Medion laptop motherboard schematic diagram.pdf



Back to : Medion laptop motherboard | Home

A B C D E




Block Diagram
m
SYSTEM DC/DC




o
MAX1999 41




.c
INPUTS OUTPUTS
5V_UP_S5
4 5V_S5 4
3D3V_S5

Mobile CPU
5V_S3
ITP4 3D3V_S3




s
DCBATOUT
5V_S0
3D3V_S0
CLK GEN. Dothan CPU DC/DC 2D5V_S0
1D2V_S0




ic
ICS 950810
Banias MAX1907 45
5V_CDROM_S0
5V_LANAC_S5
3D3V_LANAC_S5
3 5,6
G768D 1D2V_LANAC_S5




t
CRT INPUTS OUTPUTS
HOST BUS 400MHz SYSTEM DC/DC
37 CONN DCBATOUT +VCC_CORE SC1486
12 43




a
1.1V 34.8A
DDR*2 RGB INPUTS OUTPUTS
266/333MHz VGA LVDS LCD 2D5V_S3
MCH-Odem ATI M9 CSP32 XGA/SXGA+ DCBATOUT




m
10,11 1D25V_S0
/M10 CSP64 TV_OUT 13
3
855PM+ 14,15,16
MAX1715 44 3




e
7,8,9 TV_OUT 1D5V_S0
CONN DCBATOUT
1D2V_S0
12




h
AUDIO HUB I/F 66MHz
BOARD MediaBay SC2595STR 44
Socket
RICOH




c
25 1D5V_S0 VCC_IO_S0
Line R5C593 Power Switchs 3D3V_S0 1D8V_S0
In/Mic AC'97 Cardbus+1394 G576




s
In CODEC AC-Link MediaBay (GMT) 25 PCMCA
MAXIM CHARGER




-
(Smart Media, SLOT*125
CS4299XQ MAX1645 39
29 Sd Card,
MemoryStick) 1394 INPUTS OUTPUTS




p
23,24 CONN 23
BT+
ICH4-M PCI BUS DCBATOUT




to
18V 4.0A
2
VR LAN RJ45 2
BCM4401/ TXFM
BCM5705M
(PULSE)
27
RJ11
27
PCB LAYER
26
L1: Signal 1




p
Line Out L2: GND
(SPDIF) OP AMP MiniPCI




la
802.11a/b
APA2020 L3: Power
28
30
L4: Signal 2




.
LPC BUS
L5: Signal 3
17,18,19
MODEM+ L6: GND




w
BLUETOOTH L7: Signal 4
INT.SPKR (CDC) USB NS SIO KBC FWH LPC
36
M38857 4MB DEBUG L8: Signal 5
PC87392




w
Audio PLCC32 CONN.
1 PIDE D.J. 34 33 SOIC4032 32
22
USB



w
3PORT 36
HDD CD ROM PRN FIR TOUCH
INT KB
Port PAD
21 21 35 34 33 33
A B C D E
S5 S3 S0




m
ALWAYS
5V_S0 5V_S0 12,13,19,20,21,22,25,27,28,29,31,32,33,34,35,36,37,42,43,44,45,46,47
5V_S5 5V_S5 13,20,30,31,37,40,42,44 5V_S3 5V_S3 33,38,42,43,44
AC-IN / BAT.-IN 3D3V_S0 3D3V_S0 3,4,5,10,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,32,34,36,37,41,42,44,45,47




o
5V_DC_S5 5V_DC_S5 40 3D3V_S3 3D3V_S3 13,29,33,36,42,43,44
1D8V_S0 1D8V_S0 7,8,9,15,16,17,18,20,24,44,47
AD+ AD+ 38,39,46,47 2D5V_S3 2D5V_S3 8,9,10,11,42,43,47
3D3V_S5 3D3V_S5 18,19,20,26,29,40,41,42,43,46 1D8V_DC_S0 1D8V_DC_S0 44




.c
DCBATOUT DCBATOUT 13,39,40,41,42,43,44,45,47
3D3V_DC_S5 3D3V_DC_S5 40 1D5V_S0 1D5V_S0 7,8,9,14,16,17,20,44,47
LCD_DCBAT LCD_DCBAT 13
1D5V_DC_S0 1D5V_DC_S0 44
BT+ BT+ 38,39,47 1D5V_S5 1D5V_S5 20,43 2D5V_DC_S3 2D5V_DC_S3 43
1D25V_S0 1D25V_S0 7,11,43
5V_UP_S5 5V_UP_S5 33,38,39,40,41,42,46,47 5V_OP_S5 5V_OP_S5 30




s
1D25V_DC_S0 1D25V_DC_S0 43

1D2V_S0 1D2V_S0 8,9,44,47




ic
VCC_RTC_S5 VCC_RTC_S5 19

RTC_AUX_S5 RTC_AUX_S5 19 VCC_CORE_S0 VCC_CORE_S0 6,45




t
VCC_IO_S0 VCC_IO_S0 4,5,6,8,9,19,20,44,47

LAN-AC 1D8V_VCCA_S0 1D8V_VCCA_S0 5,6 CPU




a
3D3V_LAN_S5AC 3D3V_LAN_S5AC 26,27,28

2D5V_LAN_S5AC 2D5V_LAN_S5AC 26,27,47 VCC_DC_CORE VCC_DC_CORE 45

1D2V_LAN_S5AC 1D2V_LAN_S5AC 26,47 1D5V_VCCA_S0 1D5V_VCCA_S0 5




m
ICH_VBIAS ICH_VBIAS 19 RAM
DDR_VREF_S3 DDR_VREF_S3 7,10,42




e
VDD_SPD_S0 VDD_SPD_S0 10




h
2D5V_LVDDR_S0 2D5V_LVDDR_S0 16

1D8VAVDD_S0 1D8VAVDD_S0 16
VGA




c
1D8VAVDDDI_S0 1D8VAVDDDI_S0 16

2D5VATI_S0 2D5VATI_S0 16




s
1D8VLVDDR_S0 1D8VLVDDR_S0 16

1D8VPVDD_S0 1D8VPVDD_S0 16




-
1D8VMPVDD_S0 1D8VMPVDD_S0 16
CARDBUS SOCKET POWER
MEM2D5V_S0 MEM2D5V_S0 16,17 VPP_ASKT_S0 VPP_ASKT_S0 25




p
VCC_ASKT_S0 VCC_ASKT_S0 25
5VA_AUD_S0 5VA_AUD_S0 29,30,47
VPP_BSKT_S0 VPP_BSKT_S0 25
5V_USB0_S0 5V_USB0_S0 36




to
VCC_BSKT_S0 VCC_BSKT_S0 24,25
5V_USB1_S0 5V_USB1_S0 36

3D3V_BT_S0 3D3V_BT_S0 28

3D3V_LAN_S0 3D3V_LAN_S0 26




p
5V_CRT_S0 5V_CRT_S0 12

5V_CDROM_S0 5V_CDROM_S0 21,22,31,42

LCDVDD_S0 LCDVDD_S0 13




la
FAN1_VCC FAN1_VCC 37

PCI DEVICE RESOURCE ASSIGNMENT




.
BUS DEVICE IDSEL PCI_REQ# PCI_GNT# INT_IRQ#




w
LAN 2 5 PCI_AD21 REQ#4 GNT#4 IRQD#




w
CardBus 2 9 PCI_AD25 REQ#1 GNT#1 IRQB#

1394 2 9 PCI_AD25 REQ#1 GNT#1 IRQG#




w
MediaBay 2 9 PCI_AD25 REQ#1 GNT#1 IRQF#

MiniPCI 2 6 PCI_AD22 REQ#2 GNT#2 IRQC# / IRQE#
A B C D E




o m
.c
4 L11 PLACE NEAR EACH PIN 4
3D3V_S0 1 2 CLKGEN_+3VRUN
3D3V_S0 Filtering CKT for MLB-201209-19




1




1




1




1




1




1




1




1
Host Freq. Setting BC42
48MHz power plane




s
L8 BC16 BC17 BC28 BC29 BC30 BC31 BC151
1 2 CLKGEN_48MPWR SC10U6D3V5MX SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1




2




2




2




2




2




2




2




2
FS1/0 = 00 66MHz MLB-201209-18 N.S.




1




1




1
FS1/0 = 01 100MHz
BC43 BC18 BC152 BC15




ic
FS1/0 = 10 200MHz SCD1U16V SC10U6D3V5MX SCD01U16V2KX SCD1U10V2MX-1




2




2




2
FS1/0 = 11 133MHz N.S. N.S.
L10
CLKGEN_APWR 1 2




t
3D3V_S0
FS2 = 0 unbuffer mode (disable 66MHz-IN) MLB-201209-18




1




1




1
FS2 = 1 buffer mode S.B.
BC26 BC27 BC41
SCD1U10V2MX-1 SCD01U16V2KX SC10U10V5ZY




2




2




2
U57




a
Mult0 = 0 Rr=221,Iref=5mA =>Vswing=1.0V@50ohm No stuff: N.S.
Mult0 = 1 Rr=475,Iref=2.32mA caps are internal
1 26
=>Vswing=0.7V@50ohm to CK-TITAN. VDDREF VDDA RN65 SRN33-2-U2
8 CLK_CPU 5
VDDPCI CLK_CPU R54 1
CPU & MEMORY Freq. Selection BC208 14 27 CLK_CPU_1 1 4 2 49D9R2F
VDDPCI GND R53 1
2 1 19 2 3CLK_CPU# 2 49D9R2F
3D3V_S0 VDD3V66
32 45 CLK_CPU# 5
DY-SC10P50V2JN-1 VDD3V66 CPUCLKT2 RN66 SRN33-2-U2
37 44 CLK_CPU#_1




m
3D3V_S0 VDD48 CPUCLKC2 CLK_MCH 8




2
46 1 4CLK_MCH R56 1 2 49D9R2F
X5 VDDCPU R55 1
50 49 CLK_MCH_1 2 3CLK_MCH# 2 49D9R2F
VDDCPU CPUCLKT1
1




X-14D318MHZ-1-U 48 CLK_MCH#_1
CPUCLKC1 CLK_MCH# 8
1




1




CK-408_X1 2 RN67 SRN33-2-U2 R65 1 2 49D9R2F
X1 CLK_ITP_CPU 5




1
e
3 R63 R435 R436 BC245 52 CLK_ITP_1 1 4 CLK_ITP_2 R394 1 2 49D9R2F 3
10KR2 1KR2 CPUCLKT0 CLK_ITP 4
DUMMY-R2 2 1 CK-408_X2 3 51 CLK_ITP#_1 2 3 CLK_ITP#_2 R393 1 2 49D9R2F
X2 CPUCLKC0 CLK_ITP# 4
R61 1KR2 R64 1 2 49D9R2F
CLK_ITP_CPU# 5
DY-SC10P50V2JN-1 1 2 SEL2 40 24 TP22 TPAD30
FS2 3V66_5
2




2




2




23 CLK66_VGA_1 R468 1 2 33R2 CLK66_VGA 14




h
3V66_4
CK-408_MULT0 FS1 55
FS1 CK-408 3V66_3
3V66_2
22
21
CLK66_MCH_1
CLK66_ICH_1
R469 1
R470 1
2 47R2
2 47R2
CLK66_MCH 7
CLK66_ICH 18
CLK_ITP_2 R58
CLK_ITP#_2 R57
1
1
2 49D9R2F
2 49D9R2F
1




FS2 54
FS0 S.C




c
1




1




R62 CLK_PWRDN 25 7 CLKPCIF_ICH_1 R478 1 2 33R2
PD# PCICLK_F2 CLKPCIF_ICH 18
DUMMY-R2 R430 34 TP23
1KR2 19 PM_STPPCI# PCI_STOP#
R449 53 6 TPAD30
19 PM_STPCPU# CPU_STOP# PCICLK_F1
DUMMY-R2 28 TP24
45 CLK_PWRGD# VTT_PWRGD#
2




TPAD30




s
CK-408_MULT0 43 5
MULTSEL0 PCICLK_F0
2
2




SMBD_ICH 29 18 PCLK_SIO_1 R471 1 2 33R2
10,13,19,22,27,46 SMBD_ICH SDATA PCICLK6 PCLK_SIO 34




-
10,13,19,22,27,46 SMBC_ICH SMBC_ICH 30
SCLK PCLK_CBUS_1 R472 1
17 2 33R2 PCLK_CBUS 23
TPAD30 TP21 PCICLK5
33