Text preview for : SONY VGN-C11 C21-MB.pdf part of Sony SONY VGN-C11 C21-MB Sony Notebook SONY VGN-C11 C21-MB.pdf
Back to : SONY VGN-C11 C21-MB.pdf | Home
5 4 3 2 1
Schematics Page Index (Title / Revision / Change Date)
Page Title of Schematics Page Rev. Date Page Title of Schematics Page Rev. Date
01 Schematics Page Index 0.20 06/5/22 36 DC_IN/Charger (MAX1909) 0.20 06/5/22
02 Block Diagram 0.20 06/5/22 37 SYSPWR(+3VALW/+5VALW) 0.20 06/5/22
03 Yonah(HOST BUS) 1/2 0.20 06/5/22 38 SYSPWR(+1_5VRUN/+1_05VRUN) 0.20 06/5/22
D D
04 Yonah(HOST BUS) 2/3 0.20 06/5/22 39 VHCORE(ISL6262) 0.20 06/5/22
05 Yonah(Power/Gnd) 3/3 0.20 06/5/22 40 Others power plan 0.20 06/5/22
06 CALISTOGA (HOST) 1/7 0.20 06/5/22 41 OVP protection 0.20 06/5/22
07 CALISTOG (DMI) 2/7 0.20 06/5/22 42 DDR2PWR(+1_8V_SUS/+0_9VRUN) 0.20 06/5/22
08 CALIST (GRAPHIC) 3/7 0.20 06/5/22 43 CLOCK GEN 0.20 06/5/22
09 CALISTOGA (DDRII) 4/7 0.20 06/5/22 44 HOLE 0.20 06/5/22
10 CALIST (POWER,VCC) 5/7 0.20 06/5/22 45 POWER SEQUENCE 0.20 06/5/22
11 CALIST (VCC CORE) 6/7 0.20 06/5/22 46 History 0.20 06/5/22
12 CALIST (VSS) 7/7 0.20 06/5/22 47 History 0.20 06/5/22
13 DDRII(SO-DIMM_0) 1/3 0.20 06/5/22
14 DDRII(SO-DIMM_1) 2/3 0.20 06/5/22
C
15 DDRII(Termination) 3/3 0.20 06/5/22 C
16 LVDS / S_VIDEO 0.20 06/5/22
17 ICH7-M( PCI/USB ) 1/5 0.20 06/5/22
18 ICH7-M( LPC,IDE,SATA )2/5 0.20 06/5/22
19 ICH7-M( GPIO) 3/5 0.20 06/5/22
20 ICH7-M( POWER) 4/5 0.20 06/5/22
21 ICH7-M( GND) 5/5 0.20 06/5/22
22 SATA HDD/CD-ROM 0.20 06/5/22
23 EC+KBC 0.20 06/5/22
24 Flash ROM/XBUS 0.20 06/5/22
25 Mini_Card/BT 0.20 06/5/22
26 FAN/HW THERMAL PROTECT 0.20 06/5/22
B 27 EXPRESS/OIDE/TP 0.20 06/5/22 B
28 PCI (PCI BUS) 0.20 06/5/22
29 PCI ( ILINK) 0.20 06/5/22
30 PCI (MS) 0.20 06/5/22
31 PCI ( PCMCIA) 0.20 06/5/22
32 USB2.0 0.20 06/5/22
33 CRT 0.20 06/5/22
34 DB CONNS & LED 0.20 06/5/22
35 Power Design Diagram 0.20 06/5/22 P. Leader Check by Design by
1P-0065102-80SA - FUBAI
A A
PCB P/N: 1P-0065201-80SA - NANYA
1P-0065503-80SA - HANNSTAR
FOXCONN HON HAI PRECISION IND. CO., LTD.
Title
CPBG - R&D Division
Index Page
Size Document Number Rev
Project Code & Schematics Subject: MS60-L Main Board Custom 0.20
MS60-1-05 (MBX-163)
Date: Monday, June 19, 2006 Sheet 1 of 47
5 4 3 2 1
5 4 3 2 1
MS60 (CALISTOGA GM Block Diagram) SYSTEM DC/DC
INPUTS
MAX8734 P.37
OUTPUTS
+5VALW
CPU Processor DCBATOUT
+5VALW_LDO
+3VALW
Yonah +ECVCC
D
Celeron-M Clock Gen. SYSTEM DC/DC D
P.3~5
9LPR321BKLF MAX8743 P.38
FSB INPUTS OUTPUTS
P.43
533/667 MHz +1_5VRUN
DCBATOUT +1_05VRUN
SC486 P.42
13.3"WXGA LVDS +1_8V_S3_SUS
P.16 North Bridge DCBATOUT
+0_9VRUN
CRT Conn
P.33
. CRT Calistoga
945GM
SO-DIMM
533/667 MHz CPU DC/DC
533/667 MHz DDRII RAM
S-Video Conn
TV OUT 940 GML ISL6262 P.39
P.13~15
FUNCTION BD P.16
INPUTS OUTPUTS
P.6~12
DCBATOUT VHCORE
HP JACK
X4 DMI
To Docking FUNCTION BD
(Direct Media Interface)
Mic In Jack Mini-CARD
C ALC262 PCIE X 1 AMP DC/DC C
HD Audio WLAN 802.11a/b/g MAX1616 P.40
Audio Codec
INT Mic SD BD INPUTS OUTPUTS
WWAN USB PCIE X 1 DCBATOUT +8VRUN
TPS2231
APA2068 P.25
Int. Speaker USB2.0 Express Card Power SW
Amplifier
1.5W/8ohm x 2
OIDE
P.36 USB 2.0
MS_DUO/PRO CONN.X2
Slot P.30 PCI BUS
P.32
SD BD TI PCI8402
SD Slot CardBus 2.5" SATA PS/2 Touch Pad
SATA
CardReader HDD P.27
i.LINK
P.22 South Bridge SMB Channel 2
i-Link BATT CONN
1394
ICH7-M P.36
P.29 PATA ODD IDE ATA
LPC MAXIM CHARGER
P.28~31 P.22 Thermal Sensor MAX1909 P.36
MDC 1.5 HD Audio ENE KB3910SFC1 G781-1P8f
RJ11 Modem SMB Channel 1
CPU & SYS INPUTS OUTPUTS
B
FUNCTION BD
EC+KBC P.26
B
AD+
BT+
DCBATOUT
Thermal Sensor
Pulse Marvell 10/100 G781P8f
Ethernet PCIE X 1
RJ45 H0068NLT (VGA&DDR So-DIMM)
88E8036 P.15
USB2.0 SD BD
Lid Switch
From System PCIE
P.17~21 P.23
PWM Pure H/W Thermal Shutdown
XBUS
USB M6509
P.26
CRT DVI-D HUB
7 Pin 14 Pin
BT
Flash BIOS CPU FAN
PORT REPLICATOR GLAN 8Mbits
50 Pin + PWR + GND SD BD P.24 P.26
A A
PORT REPLICATOR
CRT DVI-D USB*3 RJ45
FOXCONN HON HAI PRECISION IND. CO., LTD.
Title
CPBG - R&D Division
Block Diagram (All)
Size Document Number Rev
0.20
Custom
MS60-1-05 (MBX-163)
Date: Monday, June 19, 2006 Sheet 2 of 47
5 4 3 2 1
1 2 3 4 5 6 7 8
1 30MIL TP41
U24A
H_A#3 J4 H1 +1_05VRUN
A[3]# ADS# H_ADS# 6
H_A#4 L4 E2
A[4]# BNR# H_BNR# 6
H_A#5 M3 G5
A[5]# BPRI# H_BPRI# 6
H_A#6 K5 A[6]#
1
ADDR GROUP 0
H_A#7 M1 H5
A[7]# DEFER# H_DEFER# 6
H_A#8 N2 F21 R15
6 H_A#[31..3] A[8]# DRDY# H_DRDY# 6
H_A#9 J1 E1
A[9]# DBSY# H_DBSY# 6
H_A#10 N3 56_J
H_A#11 A[10]#
A P5 F1 H_BREQ#0 6 0402 A
2
H_A#12 A[11]# BR0#
P2 A[12]#
H_A#13 L1 D20 H_IERR#
CONTROL
H_A#14 A[13]# IERR#
P4 A[14]# INIT# B3 H_INIT# 18
H_A#15 P1
H_A#16 A[15]#
R1 A[16]# LOCK# H4 H_LOCK# 6
6 H_ADSTB#0 L2 ADSTB[0]# H_CPURST# 6
6 H_REQ#[4..0] RESET# B1 H_RS#[2..0] 6
H_REQ#0 K3 F3 H_RS#0
H_REQ#1 REQ[0]# RS[0]# H_RS#1
H2 REQ[1]# RS[1]# F4
H_REQ#2 K2 G3 H_RS#2 +1_05VRUN
H_REQ#3 REQ[2]# RS[2]#
J3 REQ[3]# TRDY# G2 H_TRDY# 6
H_REQ#4 L5 0402 150_J R30
REQ[4]# XDP_TDI
HIT# G6 H_HIT# 6 2 1
H_A#17 Y2 E4
A[17]# HITM# H_HITM# 6
H_A#18 U5 0402 39_J R31
H_A#19 A[18]# XDP_BPM#0 XDP_TMS
R3 A[19]# BPM[0]# AD4 1 30MIL TP29 2 1
ADDR GROUP 1
H_A#20 W6 AD3 XDP_BPM#1 1
A[20]# BPM[1]# 30MIL TP22
H_A#21 U4 AD1 XDP_BPM#2 1
A[21]# BPM[2]# 30MIL TP23
H_A#22 Y5 AC4 XDP_BPM#3 1
A[22]# BPM[3]# 30MIL TP27
H_A#23 U2 AC2 XDP_BPM#4 1
XDP/ITP SIGNALS
A[23]# PRDY# 30MIL TP19
H_A#24 R4 AC1 XDP_BPM#5 1 H_THERMDA
A[24]# PREQ# 30MIL TP25
H_A#25 T5 AC5 XDP_TCK 0402 27_J R33
H_A#26 A[25]# TCK XDP_TDI XDP_TCK
T3 A[26]# TDI AA6 1 2
1
H_A#27 W3 AB3 XDP_TDO 1 30MIL TP24 C401
H_A#28 A[27]# TDO XDP_TMS NC_2200P_50V_K_B 0402 680_J R32
W5 A[28]# TMS AB5
H_A#29 Y4 AB6 XDP_TRST# 0402 XDP_TRST# 2 1
2
H_A#30 A[29]# TRST# DBRESET# 30MIL TP7
W2 A[30]# DBR# C20 1
H_A#31 Y1 H_THERMDC close to cpu
B A[31]# PROCHOT# B
6 H_ADSTB#1 V4 ADSTB[1]# PROCHOT# D21 Debug port not used .
THERM
A24 H_THERMDA
THERMDA H_THERMDA 26 resistors close to CPU.
A6 A25 H_THERMDC
18 H_A20M# A20M# THERMDC H_THERMDC 26
18 H_FERR# A5 FERR#
C4 C7 PM_THRMTRIP#
18 H_IGNNE# IGNNE# THERMTRIP# PM_THRMTRIP# 7
Layout note: R34
1 0_J 2 H_STPCLK#_R D5
no stub on 18 H_STPCLK# STPCLK#
0402 C6
18 H_INTR LINT0
H_STPCLK# B4 A22
H CLK
18 H_NMI LINT1 BCLK[0] CLK_CPU_BCLK 43
18 H_SMI# A3 SMI# BCLK[1] A21 CLK_CPU_BCLK# 43
1 TP_A32# AA1
TP20 30MIL RSVD[01]
1 TP_A33# AA4 T22 TP_EXTBREF 1
TP21 30MIL RSVD[02] RSVD[12] 30MIL TP2
1 TP_A34# AB2
TP28 30MIL RSVD[03]
1 TP_A35# AA3
TP26 30MIL RSVD[04]
TP_A36# TP_SPARE0
RESERVED
TP15 30MIL 1 M4 RSVD[05] RSVD[13] D2 1 30MIL TP11
1 TP_A37# N5 F6 TP_SPARE1 1
TP14 30MIL RSVD[06] RSVD[14] 30MIL TP13
1 TP_A38# T2 D3 TP_SPARE2 1
TP18 30MIL RSVD[07] RSVD[15] 30MIL TP10
1 TP_A39# V3 C1 TP_SPARE3 1
TP17 30MIL RSVD[08] RSVD[16] 30MIL TP12
1 TP_APM0# B2 AF1 TP_SPARE4 1
TP9 30MIL RSVD[09] RSVD[17] 30MIL TP16
1 TP_APM1# C3 D22 TP_SPARE5 1
TP8 30MIL RSVD[10] RSVD[18] 30MIL TP6
C23 TP_SPARE6 1
RSVD[19] 30MIL TP3
1 TP_HFPLL B25 C24 TP_SPARE7 1 +ECVCC
TP1 30MIL RSVD[11] RSVD[20] 30MIL TP5
CPU_478P
1
PZ4782A-2743-01
A#[32-39], APM#[0-1]: R466
Leave escape routing 47K_J
C on for future 0402 C
2
functionality
RESET#_KBC 23
3
D
Q17
1
C544
ICH7M's GPIO12: VIL---> -0.5V ~ 0.8V 1 0.1U_16V_M_B
7,17,19,22,23,24,34 PLT_RST# G
VIH---> 2.0V ~ 3.3+0.5V S
0402
2
YONAH's PROCHOT#: VIL---> -0.1V ~ 0.3*VCCP 2N7002EPT
2
+1_05VRUN
VIH---> 0.7*VCCP ~ VCCP+0.1 A0202
+3VRUN +1_05VRUN
1
3
Q18
R14 If PROCHOT# is routed between C
56_F CPU,IMVP and MCH, pull-up 1 2 1 B
0402 resistor has to be 75 ohm +-5% R284 E
1
2.2K_J
2
R16 PROCHOT# 0402 MMBT3904
2
3
2.2K_J PM_THRMTRIP#
0402
D
Q7
2
A0205 1 G
S
3
Q6 2N7002EPT
2
OVT_EC# 1 B C
19,23,26,39 OVT_EC#
D E D
PDTC144EU
2
FOXCONN HON HAI PRECISION IND. CO., LTD.
Title
CPBG - R&D Division