Text preview for : Compal_LA-2831_HAR00_WT2.PDF part of Compal Compal LA-2831 HAR00 WT2 Compal Compal_LA-2831_HAR00_WT2.PDF
Back to : Compal_LA-2831_HAR00_WT2. | Home
A B C D E
1 1
2 2
WT2
HAR00 LA-2831 Schematic
3 3
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2005/03/11 Deciphered Date 2006/03/11 Title
SCHEMATIC, M/B LA-2831
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number R ev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS 401362 D
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: , 06, 2006 Sheet 1 of 59
A B C D E
5 4 3 2 1
Compal confidential Block Diagram
15.4" LCD
Dothan
D Clock Generator D
LVDS uFCPGA CPU ICS
Video Engine
page 5,6,7
page 17
DDR333
Chromakey CRT CONN.
8Mx16x2 Memory
XILINX XC3S400 & TV-OUT/D Conn.
page 45 page 43,44,47 HA#(3..31) HD#(0..63) BUS(DDR II) Fan Control X1
System Bus
RGB:8:8:8 RGB:6:6:6
400 / 533MHz Dual Channel
1.8V 400MHz SO-DIMM X 1
Flash Image Processor LVDS Rx Alviso Intel 915 GM BANK 0, 1
page 13
memory PW172A-10VL THC63LVDF84B LED/B
1Mx8 page 38,39 page 42 LVDS GMCH-M Channel A
page 40
SBUS video SDRAM
EXT IO MPEG4 DECODER 2Mx32 1257 FC-BGA 1.8V 400MHz SW LED BD
page 37
SO-DIMM X 1
TE7782 EM8475 3.3V 33MHz
BANK 0, 1 page 14
page 41 page 35,36,46 page 8,9,10,11,12
C Channel B C
T/P
DMI
1.5V
TV Module MINI PCI 100MHz
DC IN
PCI-IF MDC
page 32
page 26 page 26
+3VS AC-LINK
+2.5VS
PCI BUS 3.3V 24.576MHz BATT IN/+2.5V
+1.5VS 3.3V 33MHz 3.3V 33MHz
IDSEL:AD17 PATA100
(PIRQA/B#,GNT#2,REQ#2) ICH6M
SATA
PCI-E 609 BGA SATA AC97 CODEC
CardBus 10/100 LAN Ctrl. 1.5V/1.05V(+VCCP)
PCIE AD1981B
Controller RTL 8100CL Card page 18,19,20,21,22
SATA TO PATA SATA TO PATA
page 23 page 24 page 27
B R5C841 page 24,25 page 22 page 22 B
5V/3.3V/15V
CDROM
page 22
1394 SDIO Transformer 1st. HDD 2nd. HDD AMP &
CONN. CONN. Slot 0 LPC BUS page 22 page 22
page 25
& RJ45
3.3V 33MHz Phone/ MIC
page 25 SD/MS/xD page 23 Jack page 28 1.8V / 0.9V
Combo Slot
USBPORT 0
page 25 JUSBP0
USBPORT 1
JUSBP1
X BUS USBPORT 2 VCORE
48MHz / 480Mb JUSBP2
USB2.0
USBPORT 3
JUSBP3
KB910 USBPORT 4
PCIE Card page 24 CHARGER
SST39VF080 page 30
USBPORT 5
Video Engine page 42
A
page 31 USBPORT 6 A
Touch Pad page 31
USBPORT 7
Remote Ctr. page 29
Int.KBD
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2005/03/11 Deciphered Date 2006/03/11 Title
SCHEMATIC, M/B LA-2831
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS 401362 D
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: @, 06, 2006 Sheet 2 of 59
5 4 3 2 1
5 4 3 2 1
I2C / SMBUS ADDRESSING Power Managment table
PCB Rev Data
External PCI Devices
Signal Bringup-Build 0.1
+CPU_CORE ES-Build
+VCCP
D
DEVICE IDSEL REQ/GNT # PIRQ +5VS PP-Build D
L AN #
AD17 0 F +3VS
State +2.5V +2.5VS
CARD BUS AD20 1 A +12VALW +3V +1.8VS
+3VALW +5V +1.25VS MP1-Build
Cardreader B +5VALW +12V +1.5VS
1394 AD16 2 E
S0 ON ON ON MP-Build
Wireless LAN(MINI PCI) AD18 3 G ,H
S1 ON ON ON
S3 ON ON OFF
S5 S4/AC ON OFF OFF
SCHEMATICS VERSION LIST
S5 S4/AC don't exist OFF OFF OFF
VERSION ISSUE DATE REMARK
Ceramic Capacitor Spec
C C
Guide: 0.0A First Release
Temperature Characteristics:
Symbol 0 1 2 3 4 5 6 7
CODE Z5U Z5V Z5P Y5U Y5V Y5P X5R X7R
8 9 A B C D E F G
NP0 C0G BJ CH CJ CK SH SJ
H I J
UJ UK SL
Tolerance:
Symbol A B C D F G H J
B B
CODE +-0.05PF +-0.1PF +-0.25PF +-0.5PF +-1PF +-2% +-3% +-5%
K M N P Q V X Z
+-10% +-20% +-30% +100,-0% +30,-10% +20,-10% +40,-20% +80,-20%
SMBUS Control Table
THERMAL THERMAL VGA Thermal
SOURCE INVERTER BATT SERIAL SENSOR SENSOR SODIMM CLK CHIP MINI PCI LCD
EEPROM (CPU) (LM75) ADM1032
SMB_EC_CK1 PC87591L
SMB_EC_DA1
SMB_EC_CK2 PC87591L
SMB_EC_DA2
ICH_SMBCLK
ICH6-M
ICH_SMBDATA
A A
LCD_DDCCLK Alviso
LCD_DDCDATA GM-GP
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2005/03/11 Deciphered Date 2006/03/11 Title
SCHEMATIC, M/B LA-2831
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS 401362 D
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: , 06, 2006 Sheet 3 of 59
5 4 3 2 1
5 4 3 2 1
ACIN
32ms
+3/5/12VALW
D D
ON/OFF#
8.5/2.44/3.792ms
t<=10 ms
EC_ON
t=100 ms
364us
t=109 ms
PWRBTN_OUT#
438ms
SYSON
3/5V 400us 2.5V(1.8ms)
+12/3/5V
RSMRST# 7.856ms
C t<110 ms C
117ms
PM_SLP_S3/4/5#
92.88ms
SUSP# t>0
1.25VS(104us) 1.5VS(2.64ms) 3VS(7.044ms) 5VS(10.26ms) 2.5VS(4.966ms)
1.5/1.8/2.5/3/5VS
2.166ms
1.3ms PGD
+VCCP
5.6ms
VR_ON#
B B
CPU_VID t<100 us
726us
+CPU_CORE
815.2us t<110 ms
Vgate
99ms
SYSPOK(ICH_PWRGD)
PCIRST/PLTRST# 1.036ms 2
61us
CPU_RST#(H_RESET#)
A A
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2005/03/11 Deciphered Date 2006/03/11 Title
SCHEMATIC, M/B LA-2831
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS 401362 D
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: , 06, 2006 Sheet 4 of 59
5 4 3 2 1
5 4 3 2 1
+3V
8 H_A#[3..31] H_D#[0..63] 8
JCPU1A R708
150_0402_5%
H_A#3 P4 A19 H_D#0 1 2 ITP_DBRESET#
H_A#4
H_A#5
U4
A3#
A4#
Dothan D0#
D1# A25 H_D#1
H_D#2
V3 A5# D2# A22
H_A#6 H_D#3
H_A#7
R3
V2
A6# D3# B21
A24 H_D#4
Test pad as closed as posible +VCCP
H_A#8 A7# D4# H_D#5 R674
W1 A8# D5# B26
H_A#9 T4 A21 H_D#6 54.9_0603_1%
D H_A#10 A9# D6# H_D#7 ITP_DBRESET# PAD T73 ITP_TDO D
W2 A10# D7# B20 1 2
H_A#11 Y4 C20 H_D#8 R679
H_A#12 A11# D8# H_D#9 ITP_BPM#0 PAD T71 54.9_0603_1%
Y1 A12# D9# B24
H_A#13 U1 D24 H_D#10 1 2 H_RESET#
H_A#14 A13# D10# H_D#11 ITP_BPM#1 PAD T70
AA3 A14# D11# E24
H_A#15 Y3 C26 H_D#12 1 2 ITP_BPM#5
H_A#16 A15# D12# H_D#13 ITP_BPM#2 PAD T69 R692 56_0402_5%
AA2 A16# D13# B23
H_A#17 AF4 E23 H_D#14
H_A#18 A17# D14# H_D#15 Place near JITP 0.5" ITP_BPM#3 PAD T66
AC4 A18# D15# C25
H_A#19 AC7 H23 H_D#16
H_A#20 A19# D16# H_D#17 ITP_BPM#4 PAD T64 +VCCP R693 39.4
AC3 A20# D17# G25
H_A#21 AD3 L23 H_D#18 R678 37.4_0402_1%
H_A#22 A21# D18# H_D#19 22.6_0402_1% ITP_BPM#5 PAD T65 ITP_TMS
AE4 A22# D19# M26 1 2
H_A#23 AD2 H24 H_D#20 H_RESET# 1 2 PAD T63 R675
H_A#24 A23# D20# H_D#21 ITP_TCK PAD T58 150_0402_5%
AB4 A24# D21# F25
H_A#25 AC6 ADDR GROUP DATA GROUP G24 H_D#22 1 2 ITP_TDI
H_A#26 A25# D22# H_D#23 R673 This shall place near CPU
AD5 A26# D23# J23
H_A#27 AE2 M23 H_D#24 22.6_0402_1% CLK_ITP_R PAD T55 R669
H_A#28 A27# D24# H_D#25 ITP_TDO PAD T61 680_0402_5%
AD6 A28# D25# J25 1 2
H_A#29 AF3 L26 H_D#26 1 2 ITP_TRST#
H_A#30 A29# D26# H_D#27 R668
AE1 A30# D27# N24
H_A#31 AF1 M25 H_D#28 27.4_0402_1%
8 H_REQ#[0..4] A31# D28#
H26 H_D#29 ITP_TRST# PAD T59 1 2 ITP_TCK
H_REQ#0 D29# H_D#30 ITP_TMS PAD T67
R2 REQ0# D30# N25
H_REQ#1 P3 K25 H_D#31 ITP_TDI PAD T62
H_REQ#2 REQ1# D31# H_D#32
T2 REQ2# D32# Y26
H_REQ#3 P1 AA24 H_D#33
H_REQ#4 REQ3# D33# H_D#34
T1 T25
CLK_ITP_R# R664
1 2 0_0402_5%
REQ4# D34#
U23 H_D#35 Check ITP connector.
CLK_ITP_R R662 D35#
1 2 0_0402_5% 8 H_ADSTB#0
H_ADSTB#0 U3 ADSTB0# D36# V23 H_D#36
@ H_ADSTB#1 AE5 R24 H_D#37
8 H_ADSTB#1 ADSTB1# D37#
@ R26 H_D#38
C D38# H_D#39 C
D39# R23
CLK_ITP @ R661
1 2 0_0402_5% CPU_CK_ITP A16 AA23 H_D#40
17 CLK_ITP ITP_CLK0 D40#
CLK_ITP# @ R663
1 2 0_0402_5% CPU_CK_ITP# A15 U26 H_D#41
17 CLK_ITP# ITP_CLK1 D41#
V24 H_D#42
CLK_CPU_BCLK D42# H_D#43
17 CLK_CPU_BCLK B15 BCLK0 D43# U25
CLK_CPU_BCLK# B14 HOST CLK V26 H_D#44
17 CLK_CPU_BCLK# BCLK1 D44#
Y23 H_D#45
D45# H_D#46
D46# AA26
Y25 H_D#47
H_ADS# D47# H_D#48
8 H_ADS# N2 ADS# D48# AB25
H_BNR# L1 AC23 H_D#49
8 H_BNR# BNR# D49#
H_BPRI# J3 AB24 H_D#50
8 H_BPRI# BPRI# D50#
H_BR0# N4 AC20 H_D#51
8 H_BR0# BR0# D51#
H_DEFER# L4 AC22 H_D#52
8 H_DEFER# DEFER# D52#
H_DRD Y# H2 AC25 H_D#53 +3VS
8 H_DRDY# DRDY# D53#
H_HIT# K3 AD23 H_D#54
8 H_HIT# HIT# D54#
56_0402_5% R710 H_HITM# K4 CONTROL GROUP AE22 H_D#55
8 H_HITM# HITM# D55# +VCCP
1 2 H_IERR# A4 AF23 H_D#56
+VCCP IERR# D56#
1
H_LOCK# J2 AD24 H_D#57
8 H_LOCK# LOCK# D57#
H_RESET# B11 AF20 H_D#58 R640
8 H_RESET# RESET# D58#
AE21 H_D#59 1K_0402_5%
D59# H_D#60
8 H_RS#[0..2] D60# AD21
H_RS#0 H1 AF25 H_D#61
2
RS0# D61#
1
H_RS#1 K1 AF22 H_D#62
H_RS#2 RS1# D62# H_D#63 R647
L2 RS2# D63# AF26
H_TRDY# M3 56_0402_