Text preview for : lg_ml038c_chassis_lcd_tv_training_manual_158.pdf part of LG lg ml038c chassis lcd tv training manual 158 LG LCD LG ML038C CHASSIS LCD TV TRAINING MANUAL lg_ml038c_chassis_lcd_tv_training_manual_158.pdf
Back to : lg_ml038c_chassis_lcd_tv_ | Home
LCD TV Technical Training Manual
ML-038C Chassis 37,42 inch LCD TV
- RZ-37LZ30
(Market:EU)
- RZ-42LZ30
(Market:EU)
1/22
Contents
1. Circuit operation Description
1.1 Block diagram
1.2 Signal Input block
1.3 Video Decoder Block
1.4 De-interlacer Block
1.5 A/D converter Block
1.6 Scalar input Block
1.7 Scalar output Block
1.8 Micro controller Block
1.9 Audio Circuits
2. Power Board block
2.1 Block diagram
2.2 Circuit Description
Appendices 1
1. Software Upgrade Method
2. Composite Signal Description
2.1 NTSC Composite Signal
2.2 PAL Composite Signal
2.3 SECAM Composite Signal
Appendices 2
1. Pin Outs:
1.1 DVI connector
1.2 DSUB connector
1.3 SCART connector
1.4 S-video
2/22
1. Circuit operation Description
1.1 Block diagram:The fallowing diagram illustrates basic schematic of the chassis:
zjhy{GyVnVi
OyjhP h}GZ Sj SDRAM SDRAM 3
Sj CXA2089 j}iz VPC3230
zTqhjr |}G[aYaY |}G[aYaY
FLI2300
oV}G oV}G
O}GkPzuj Ok zuj
VlP L
OoGzjhy{P h}GY EPROM V LCD
SCALER D Module
SDA555 SRAM
{ kGyVnViGY[ip{O[a[a[Ph S
EEPROM
kGyVnViGY[ip{O[a[a[Pi
oV}G
zuj
h}X vzkG
yni
{}}v OmGzjhy{P
CXA2101 AD9888
{}sSyv
OjG OhVkGjP
kz|iOwjP yVnViVoV} wP Flash
Memory
wjGh|kpvGpu sSy CPU
kpnp{hsGY[GGyni (MICOM) SRAM
k}pTp SIL161
O{tkzGyP EEPROM
wvy{G DS232A
OP
hGOySsP
OsGP
MPS7720 yGzwlhrly
{Gzpm MSP3410
MPS7720
sGzwlhrly
hGwOtGP
MSM82C55
ju{sGMGpy (Port Extension)
3/22
1. Circuit operation Description
1.2 Signal input Block
*1)
*4)
*2)
*3)
This is a analog signal input circuit diagram:
This block consist of three SCART and one S-Video inputs.
*1) This is SCART Jack. Output signals from this jack are CVBS and R,G,B,FB.
Inputs are CVBS signal from tuner and audio inputs for R and L channels.
*2) This is also SCART Jack. Input signal from this jack is CVBS only. And output signal is
video signal that currently is displayed on our LCD TV.
*3) This is S-Video signal input port,the input to this port comes from Av board through S-jack.
82 ohm resistors on the Video Signal line are used for impedance matching.
*4) This is analog video Switching IC. Five video input signals(Three SCART , one S-Video, one CVBS from
Tuner) are switched by this IC.
4/22
1. Circuit operation Description
1.2 Signal input Block
*1)
This is a analog Tuner and associated circuit diagram:
This Tuner takes the input as the RF signal from cable or antenna and converts it into IF signal using Superheterodyning
process.
1) This Tuner can tune for PAL and SECAM RF signal
2) Power supply voltage for this tuner is 5V, 33V.
3) The inputs to the tuner is TV RF signal from coaxial cable and output is TV video signal which processed by video decoder
to be displayed on screen.
4) The most important functions associated are AGC(Automatic Gain Control) and AFT(Auto Frequency Tuning).
5) The SIF i.e.Sound IF is also given out by tuner which is then fed to audio section.
5/22
1. Circuit operation Description
*3.)
*1.)
*2.)
This is a DVI signal input circuit diagram.
The jack is DVI-I Digital and Analog [RGB]; 29 pins.(For Its details and Pin out see Appendices at the end)
This block consist of TMDS input, SCL and SDA signals.
*1) This is a circuit for protection against the ESD.
*2) This is a TMDS signal input which are consist of 4 channels. 3 channel is for data and 1 is for clock.
*3) This is EEPROM which DVI EDID data is stored in.
The EDID should be stored in this EEPROM to boot up with the DVI signal input.
6/22
1. Circuit operation Description
*2.)
*4.)
*3.)
*1.)
*4.)
This is Analog R,G,B signal and RS-232C port input Block.
This block consist of 3.3V regulator, 2.5V regulator, panel Vcc voltage switching circuit.
*1) This is a circuit for protection against the ESD.
*2) This is EEPROM which RGB EDID data is stored in.
The EDID should be stored in this EEPROM to boot up with the DVI signal input.
*3) This is Level shifting IC. It is used to communicate between PC and our chassis's CPU for debugging.
*4) This is D-SUB jack.(For Its details and Pin out see Appendices at the end)
7/22
1. Circuit operation Description
1.3 Video decoder Block
*1)
The main Features of *1) VPC3230 are have functions are
- high performance adaptive 4H Comb-Filter Y/C separator with adjustable vertical
* Input signal Format
peaking.
- multi-standard color decoder PAL/NTSC/SECAM including all sub standards. *1) CVBS Signal
- four CVBS, one S-Video input and one CVBS output (Y Signal+C Signal+H,V Sync)
- two RGB/YPbPr Component input, one Fast Blank input *2) S-Video Signal
- peaking,contrast,brightness,color saturation,tint for RGB/YPbPr and CVBS,S-Video
(Separated Y,C Signal)
- IC Bus interface
- one 20.25Mhz Crystal, few external components. *3) Component Signal ,Only 480i
- YUV 4:2:2 output format. (Y, Pb, Pr)
8/22
1. Circuit operation Description
1.4 Deinterlacer Block
*2)
*1)
This block consists of
*1)FLI2200(Deinterlacer/Line doubler).
*1) Removes artifacts produced by improper Y/C separation.
Supports 525/60(NTSC),625/50(PAL/SECAM).
Accept up to 1100 pixels/line
YUV,RGB or YCbCr progressive output options.
Supports 8 or 10 bit inputs and outputs.
Our chassis use 10 bit YUV output format.
*2) 64M SDRAM,
is Field memory which have 4MB capacity.
This IC's feature is a little different according to makers.
160Mhz Memory clock is used.
9/22
1. Circuit operation Description
1.5 AD converter Block
*1)
This block consists of AD Converter,.
*1) 140M MSPS Maximum conversion rate.
0.5 to 1V Analog input range.
Component(480p,720p,1080i) /R,G,B signal pass through this IC.
Output format is R,G,B 8:8:8 format .
10/22
1. Circuit operation Description
1.6 Scalar input Block
*2)
*1)
*1) Video port input Block.
Input data format is YUV 4:2:2 plus H,V sync and data clock .
Deinterlacer IC's output pass through this.
*2) Graphic port input Block.
AD Converter's output and TMDS receiver IC `s output pass through this.
AD Converter IC:AD9888, TMDS receiver:Sil161B.
Input data format is RGB 8:8:8 digital data signal plus H,V sync and data clock.
11/22
1. Circuit operation Description
1.7 Scalar output Block
*2)
*1)
*3)
*1) is data output.
Data output format is composed of RGB 8:8:8, H,V sync, data clock,data enable.
Output sync and clock corresponds to LCD Module's timing.
*2) is LVDS transmitter IC.
Five pair signal data is transmitted to LCD Module's T-con Board.
*3) is FET IC for 12V power supply.
12/22
1. Circuit operation Description
1.8 Micro controller Block(CPU) *5)
*4)
*2
*3)
*1)
This block consists of CPU, Flash memory, SRAM, Port Expansion, etc ,.
*1) is CPU IC.
Use 3.3V-standby Power and 25Mhz clock.
It keep in communication with Flash memory,SRAM by 16bit parallel /
Scaler IC by 8bit parallel.
It keep in communication with EEPROM by I2C.
*2) is Port Expansion.
It receive local key input. Output control signal is inv_on, sound_mute and lvds_enable,etc.
*3) is Flash memory that stored in System file and OSD file.
*4) is SRAM that is loaded all kinds of variables.
*5) is EEPROM that stored in adjustment data and user control data.
13/22
1. Circuit operation Description
1.9 Audio Block
*3)
*1) *2)
This block consists of Multi Standard Audio Processor and Audio amplifier ,.
*1) This is the MSP audio processing IC,This IC performs processing of different standards.
It performs ASS (Automatic Standard Selection).
*2)They are Audio Amplifiers IC for Right and Left Audio Channels. It is a 20W class-D amplifier IC which operates
on 7.5 to 24 V Vcc The efficiency is very high.
*3)The PC input jack is used to give Audio Inputs
14/22
Appendices 1
1. Software Upgrade Method
2. Composite Signal Description
2.1 NTSC Composite Signal
2.2 PAL Composite Signal
2.3 SECAM Composite Signal
15/22
1. Software Upgrade Method
Software Upgrade Method for ML-038C(Model:RZ-37/42LZ30) Chassis
1) Connect Power Board(P/N:6871TPT283A) and Main Board(P/N:3313TP3001B)
2) Press the pin(SW001) that is located beside DVI Jack with sharp pin.
3) Connect RS-232C cable between PC and our set.
The cable must be crossed Pin2 and Pin3.
4) Execute Flash Loader program. The program version must be 2.0
5) Supply AC power. Our set's power input range is Wide Range(100~240V).
Then, the Flash memory is identified.
6) Press "Browse" menu and find the file that must be upgraded.
7) Press "Program" in operation window. And Press "Start" button.
Then, Software upgrade is executed.
8) Press the pin(SW001) that is located beside DVI Jack Originally. Must not be missed.
If you miss this job, there is no image and no sound. Also, fail to power on.
16/22
2. Composite Signal Description
2.1 NTSC Composite Signal
*1)
*2)
& % % %
%'' ' '
' ' ' ' # '
' ' '
' ' *1) # $ %
'
' ' ' *2) # %
' ' # %
17/22
2. Composite Signal Description
NTSC(M) Composite Video Signal for 75% Color Bar
18/22
2. Composite Signal Description
2.2 PAL Composite Signal
*1)
*2)
& % %% % % % % %
# # % % %
%'' ' ' %''
' ' ' ' ' # # # # #
' ' '
# # ' '
' % # # # # #
# # ' ' ' % # % # % # % # % # %
' ' % # % # % # % # % # %
19/22
2. Composite Signal Description
PAL(B,D,B,H,I) Composite Video Signal for 75% Color Bar
20/22
2. Composite Signal Description
2.3 SECAM Composite Signal
& % %% % %
# # #%#% #%
%'' ' ' %''
' ' ' ' ' # #
' ' '
' ' # #
' % # #
' ' ' % # % # %
' % # % # %
1) Like PAL, SECAM is a 625-line, 50 field-per-second, 2:1 interlaced system.
2) As with NTSC and PAL, the luminance signal occupy the entire video bandwidth.
3) The video signal has a bandwidth of 5.0 or 6.0 MHz, depending on specific SECAM standards.
4) SECAM uses FM modulation to transmit color difference information, with each component having its own
subcarrier.
21/22
Appendices 2
1. Pin Outs:
1.1 DVI connector
1.2 DSUB connector
1.3 SCART connector
1.4 S-video
22/22
2. Composite Signal Description
DVI Connector:
XU
YUwGk
23/22
2. Composite Signal Description
2.3 SCART Connector:
XU
Male front view
YUwGk
24/22
2. Composite Signal Description
2.3 69LGHR
}GzTGzGGGGGT
zT}GzTGzGGGGGTGSGGGGGG
GG^\GGGGGGGaGGGGOsPGNNGGGG
GG^\GGGGGGGaGGGGOsPGNNGGGG
GG[TGtTkpuUGzT
GOjPGNjNUGlGGGGS GG[TGtTkpuUGzT}GG
GGVjGIjIGU
IzTGGGGGGGGG GGo_GGz o_GGzT
IzTGGGGGGGGG GGo_GGzT}ozIU
zT}GjGGj w
25/22
2. Composite Signal Description
2.3 DSUB 15p connector pin out
XU
YUwGk
26/22